9
04-02-004I
PEELTM 16CV8
Inputs, I/O,
Registered Feedback,
Synchronous Preset
Clock
Asynchronous
Reset
Registered
Outputs
Combinatorial
Outputs
Symbol
Parameter
-25
Unit
Min
Max
tPD
Input5 to non-registered output
25
ns
tOE
Input5 to output enable6
25
ns
tOD
Input5 to output disable6
25
ns
tCO1
Clock to Output
15
ns
tCO2
Clock to comb. output delay
via internal registered feedback
35
ns
tCF
Clock to Feedback
10
ns
tSC
Input5 or feedback setup to clock
20
ns
tHC
Input5 hold after clock
0ns
tCL, tCH
Clock low time, clock high time8
15
ns
tCP
Min clock period Ext (tSC + tCO1)35
ns
fMAX1
Internal feedback (1/tSC+tCF)11
28.5
MHz
fMAX2
External Feedback (1/tCP)11
28.5
MHz
fMAX3
No Feedback (1/tCL+tCH)11
33.3
MHz
tAW
Asynchronous Reset Pulse Width
25
ns
tAP
Input5 to Asynchronous Reset
25
ns
tAR
Asynchronous Reset recovery time
25
ns
tRESET
Power-on reset time for registers
in clear state
5µs
A. C. Electrical Characteristics
Over the Operating Range 8, 11
Switching Waveforms
8. Test conditions assume: signal transition times of 3ns or less from the 10% and 90%
points, timing reference levels of 1.5V (Unless otherwise specified).
9. Test one output at a time for a duration of less than 1 second.
10. ICC for a typical application: This parameter is tested with the device programmed as
an 8-bit Counter.
11. Parameters are not 100% tested. Specifications are based on initial characterization
and are tested after any design process modification that might affect operational fre-
quency.
Notes:
1. Minimum DC input is -0.5V, however, inputs may undershoot to -2.0V for periods less
than 20 ns.
2. VI and VO are not specified for program/verify operation.
3. Test Points for Clock and VCC in tR and tF are referenced at the 10% and 90% levels.
4. I/O pins are 0V and VCC.
5. “Input” refers to an input pin signal.
6. tOE is measured from input transition to VREF±0.1V, TOD is measured from input transi-
tion to VOH-0.1V or VOL+0.1V; VREF=VL.
7. Capacitances are tested on a sample basis.