Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LMH0030_0608 Datasheet(PDF) 9 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # LMH0030_0608
Description  SMPTE 292M/259M Digital Video Serializer with Video and Ancillary Data FIFOs and Integrated Cable Driver
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LMH0030_0608 Datasheet(HTML) 9 Page - National Semiconductor (TI)

Back Button LMH0030_0608 Datasheet HTML 5Page - National Semiconductor (TI) LMH0030_0608 Datasheet HTML 6Page - National Semiconductor (TI) LMH0030_0608 Datasheet HTML 7Page - National Semiconductor (TI) LMH0030_0608 Datasheet HTML 8Page - National Semiconductor (TI) LMH0030_0608 Datasheet HTML 9Page - National Semiconductor (TI) LMH0030_0608 Datasheet HTML 10Page - National Semiconductor (TI) LMH0030_0608 Datasheet HTML 11Page - National Semiconductor (TI) LMH0030_0608 Datasheet HTML 12Page - National Semiconductor (TI) LMH0030_0608 Datasheet HTML 13Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 29 page
background image
Timing Diagram
20180308
Device Operation
The LMH0030 SDTV/HDTV Serializer is used in digital video
signal origination equipment: cameras, video tape recorders,
telecines and video test and other equipment. It converts
parallel SDTV or HDTV component digital video signals into
serial format. Logic levels within this equipment are normally
produced by LVCMOS logic devices. The encoder produces
serial digital video (SDV) signals conforming to SMPTE
259M, SMPTE 344M, or SMPTE 292M. The LMH0030 op-
erates at parallel data rates of 27.0 MHz, 36.0 MHz, 54.0
MHz, 74.176MHz and 74.25 MHz. Corresponding serial data
rates are 270 Mbps, 360 Mbps, 540 Mbps, 1.4835 Gbps and
1.485 Gbps.
VIDEO DATA PATH
The input data register accepts 10-bit standard definition or
20-bit high definition parallel data and associated parallel
clock signals having LVCMOS-compatible levels. All parallel
video data inputs, DV[19:0], have internal pull-down de-
vices. VCLK does not have an internal pull-down device.
Parallel video data may conform to any of several SMPTE
standards: 125M, 267M, 260M, 274M, 295M or 296M. Some
segmented frame formats are not supported. For HDTV
data, the upper 10 bits of the DV input are luminance (luma)
information and the lower 10 bits are color difference
(chrominance or chroma) information. For SDTV data, the
lower order 10 bits contain both luma and chroma informa-
tion. Output from this register feeds the video FIFO, video
format detection circuit, TRS character detector, SMPTE
scrambler, EDH/CRC generators, serializer/NRZI converter
and the device control system.
Data from the input data register passes into a 4-register
deep video FIFO prior to encoding and other processing.
The depth of this FIFO is set by the VIDEO FIFO Depth[2:0]
bits of the ANC 0 control register.
The video format detector automatically determines the
raster characteristics (video data format) of the parallel input
data and configures the LMH0030 to properly handle the
data. This assures that the data will be properly formatted,
that the correct data rate is selected and that ancillary data,
line numbers (HD) and CRC/EDH data are correctly in-
serted. Indication of the standard being processed is stored
in the FORMAT[4:0] bits in the FORMAT 1 control data
register. This format data can be programmed for output on
the multi-function I/O port.
The LMH0030 normally operates in an auto-format-detection
mode. It may optionally be configured to process only a
single video format by writing the appropriate FORMAT
SET[4:0] control data into the FORMAT 0 control register.
The default state of FORMAT SET[4:0] is 0000b. Also, the
LMH0030 may be configured to handle only the standard-
definition data formats by setting the SD ONLY bit or only the
high-definition data formats by setting the HD ONLY bit in the
FORMAT 0 control register. When both of these bits are
reset the part automatically selects the data rate.
The TRS character detector processes the timing refer-
ence signals which control raster framing. The TRS detector
supplies control signals to the system controller to identify
the presence of the valid video data. The system controller
supplies necessary control signals to the EDH/CRC control
block. TRS character LSB-clipping as prescribed in ITU-R
BT.601 is used. LSB-clipping causes all TRS characters with
a value between 000h and 003h to be forced to 000h and all
TRS characters with a value between 3FCh and 3FFh to be
forced to 3FFh. Clipping is done prior to scrambling and
EDH/CRC character generation.
The LMH0030 incorporates circuitry for LSB dithering. The
Dither Enable bit in the VIDEO INFO 0 register when set
enables dithering. The V Dither Enable bit in the VIDEO
INFO 0 control register when set enables dithering during
the vertical blanking interval. The initial condition of Dither
Enable and V Dither Enable is OFF.
The SMPTE scrambler accepts 10-bit standard definition or
20-bit high definition parallel video data and encodes it using
the polynomial X
9 +X4 + 1 as specified in the respective
standard: SMPTE 259M, SMPTE 344M, or SMPTE 292M.
The data is then serialized and sent to the NRZ-to-NRZI
converter before being output. The transmission bit order is
LSB-first.
The NRZ-to-NRZI converter accepts NRZ serial data from
the SMPTE scrambler. The data is converted to NRZI format
using the polynomial (X + 1). The converter’s output goes to
the output cable driver amplifier.
ANCILLARY/CONTROL DATA PATH
The 10-bit, bi-directional Ancillary and Control Data Port
performs two distinct functions in the LMH0030. First, it is
used to selectively load ancillary data into the Ancillary Data
FIFO for insertion into the video data stream. The utilization
and flow of ancillary data within the device is managed by a
system of control bits, masks and IDs in the control data
registers. Second, this port provides read/write access to
contents of the configuration and control registers.
Ancillary and control data are input via the 10-bit Ancillary/
Control Data Port, AD[9:0]. The state of the RD/WR control
input determines whether data is read or written to the
registers or written to the Ancillary Data FIFO. The state of
the ANC/CTRL control input selects which of the ancillary
data or control data sub-systems is accessed through the
port.
www.national.com
9


Similar Part No. - LMH0030_0608

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
LMH0030VS NSC-LMH0030VS Datasheet
732Kb / 29P
   SMPTE 292M/259M Digital Video Serializer with Video and Ancillary Data FIFOs and Integrated Cable Driver
logo
Texas Instruments
LMH0030VS TI1-LMH0030VS Datasheet
370Kb / 38P
[Old version datasheet]   SMPTE 292M/259M Digital Video Serializer with Video and Ancillary Data FIFOs and Integrated Cable Driver
LMH0030VS/NOPB TI1-LMH0030VS/NOPB Datasheet
370Kb / 38P
[Old version datasheet]   SMPTE 292M/259M Digital Video Serializer with Video and Ancillary Data FIFOs and Integrated Cable Driver
LMH0030 TI1-LMH0030_14 Datasheet
370Kb / 38P
[Old version datasheet]   SMPTE 292M/259M Digital Video Serializer with Video and Ancillary Data FIFOs and Integrated Cable Driver
More results

Similar Description - LMH0030_0608

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
CLC030 NSC-CLC030_06 Datasheet
733Kb / 29P
   SMPTE 292M/259M Digital Video Serializer with Video and Ancillary Data FIFOs and Integrated Cable Driver
LMH0030 NSC-LMH0030 Datasheet
732Kb / 29P
   SMPTE 292M/259M Digital Video Serializer with Video and Ancillary Data FIFOs and Integrated Cable Driver
logo
Texas Instruments
LMH0030 TI1-LMH0030_14 Datasheet
370Kb / 38P
[Old version datasheet]   SMPTE 292M/259M Digital Video Serializer with Video and Ancillary Data FIFOs and Integrated Cable Driver
logo
National Semiconductor ...
CLC030 NSC-CLC030 Datasheet
329Kb / 29P
   SMPTE 292M/259M Digital Video Serializer with Video and Ancilliary Data FIFOs and Integrated Cable Driver
LMH0031 NSC-LMH0031 Datasheet
770Kb / 31P
   SMPTE 292M/259M Digital Video Deserializer Descrambler with Video and Ancillary Data FIFOs
CLC031A NSC-CLC031A Datasheet
375Kb / 31P
   SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs
CLC031 NSC-CLC031 Datasheet
390Kb / 31P
   SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs
CLC020 NSC-CLC020 Datasheet
362Kb / 15P
   SMPTE 259M Digital Video Serializer with Integrated Cable Driver
logo
Texas Instruments
CLC020 TI1-CLC020 Datasheet
753Kb / 20P
[Old version datasheet]   CLC020 SMPTE 259M Digital Video Serializer with Integrated Cable Driver
logo
National Semiconductor ...
CLC021 NSC-CLC021 Datasheet
428Kb / 18P
   SMPTE 259M Digital Video Serializer with EDH Generation and Insertion
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com