Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADSP-2186 Datasheet(PDF) 9 Page - Analog Devices

Part # ADSP-2186
Description  DSP Microcomputer
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-2186 Datasheet(HTML) 9 Page - Analog Devices

Back Button ADSP-2186_01 Datasheet HTML 5Page - Analog Devices ADSP-2186_01 Datasheet HTML 6Page - Analog Devices ADSP-2186_01 Datasheet HTML 7Page - Analog Devices ADSP-2186_01 Datasheet HTML 8Page - Analog Devices ADSP-2186_01 Datasheet HTML 9Page - Analog Devices ADSP-2186_01 Datasheet HTML 10Page - Analog Devices ADSP-2186_01 Datasheet HTML 11Page - Analog Devices ADSP-2186_01 Datasheet HTML 12Page - Analog Devices ADSP-2186_01 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 36 page
background image
ADSP-2186
–9–
REV. B
There are 8160 words of memory accessible internally when the
DMOVLAY register is set to 0. When DMOVLAY is set to
something other than 0, external accesses occur at addresses
0x0000 through 0x1FFF. The external address is generated as
shown in Table III.
Table III. Addressing
DMOVLAY Memory
A13
A12:0
0
Reserved
Not Applicable Not Applicable
1
External
13 LSBs of Address
Overlay 1
0
Between 0x0000
and 0x1FFF
2
External
13 LSBs of Address
Overlay 2
1
Between 0x0000
and 0x1FFF
This organization allows for two external 8K overlays using only
the normal 14 address bits. All internal accesses complete in one
cycle. Accesses to external memory are timed using the wait states
specified by the DWAIT register.
I/O Space (Full Memory Mode)
The ADSP-2186 supports an additional external memory space
called I/O space. This space is designed to support simple con-
nections to peripherals or to bus interface ASIC data registers.
I/O space supports 2048 locations. The lower eleven bits of the
external address bus are used; the upper three bits are undefined.
Two instructions were added to the core ADSP-2100 Family
instruction set to read from and write to I/O memory space. The
I/O space also has four dedicated three-bit wait state registers,
IOWAIT0-3, that specify up to seven wait states to be automati-
cally generated for each of four regions. The wait states act on
address ranges as shown in Table IV.
Table IV.
Address Range
Wait State Register
0x000–0x1FF
IOWAIT0
0x200–0x3FF
IOWAIT1
0x400–0x5FF
IOWAIT2
0x600–0x7FF
IOWAIT3
Composite Memory Select (
CMS)
The ADSP-2186 has a programmable memory select signal that
is useful for generating memory select signals for memories
mapped to more than one space. The
CMS signal is generated
to have the same timing as each of the individual memory select
signals (
PMS, DMS, BMS, IOMS), but can combine their
functionality.
Each bit in the CMSSEL register, when set, causes the
CMS
signal to be asserted when the selected memory select is asserted.
For example, to use a 32K word memory to act as both program
and data memory, set the
PMS and DMS bits in the CMSSEL
register and use the
CMS pin to drive the chip select of the
memory and use either
DMS or PMS as the additional address bit.
The
CMS pin functions as the other memory select signals, with
the same timing and bus request logic. A 1 in the enable bit
causes the assertion of the
CMS signal at the same time as the
selected memory select signal. All enable bits, except the
BMS
bit, default to 1 at reset.
Boot Memory Select (
BMS) Disable
The ADSP-2186 also lets you boot the processor from one
external memory space while using a different external memory
space for BDMA transfers during normal operation. You can
use the
CMS to select the first external memory space for BDMA
transfers and
BMS to select the second external memory space
for booting. The
BMS signal can be disabled by setting Bit 3 of
the System Control Register to 1. The System Control Register
is illustrated in Figure 7.
SYSTEM CONTROL REGISTER
PWAIT
PROGRAM MEMORY
WAIT STATES
BMS ENABLE
0 = ENABLED,
1 = DISABLED
DM (0 3FFF)
00
0
0
0
1
00
000
0
0
1
1
1
15 14 13 12 11 10
9
8
7
6
5
43210
SPORT0 ENABLE
1 = ENABLED,
0 = DISABLED
SPORT1 ENABLE
1 = ENABLED,
0 = DISABLED
SPORT1 CONFIGURE
1 = SERIAL PORT
0 = FI, FO,
IRQ0, IRQ1, SCLK
RESERVED
SET TO ZERO
RESERVED
SET TO ZERO
Figure 7. System Control Register
Byte Memory
The byte memory space is a bidirectional, 8-bit-wide, external
memory space used to store programs and data. Byte memory is
accessed using the BDMA feature. The BDMA Control Register is
shown in Figure 8. The byte memory space consists of 256 pages,
each of which is 16K
× 8.
BDMA CONTROL
BMPAGE
BTYPE
BDIR
0 = LOAD FROM BM
1 = STORE TO BM
BCR
0 = RUN DURING BDMA
1 = HALT DURING BDMA
00
0
0
0
0
00
000
0
1
0
0
0
15 14 13 12 11 10
9
8
7
6
5
43210
DM (0 3FE3)
RESERVED
SET TO ZERO
Figure 8. BDMA Control Register
The byte memory space on the ADSP-2186 supports read and
write operations as well as four different data formats. The byte
memory uses data bits 15:8 for data. The byte memory uses
data bits 23:16 and address bits 13:0 to create a 22-bit address.
This allows up to a 4 meg
× 8 (32 megabit) ROM or RAM to be
used without glue logic. All byte memory accesses are timed by
the BMWAIT register.


Similar Part No. - ADSP-2186_01

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-2186BCA-160 AD-ADSP-2186BCA-160 Datasheet
237Kb / 36P
   DSP Microcomputer
REV. A
ADSP-2186BCA-160 AD-ADSP-2186BCA-160 Datasheet
261Kb / 36P
   DSP Microcomputer
REV. B
ADSP-2186BCA-160 AD-ADSP-2186BCA-160 Datasheet
239Kb / 36P
   DSP Microcomputer
REV. B
ADSP-2186BST-115 AD-ADSP-2186BST-115 Datasheet
237Kb / 36P
   DSP Microcomputer
REV. A
ADSP-2186BST-115 AD-ADSP-2186BST-115 Datasheet
293Kb / 32P
   DSP Microcomputer
REV. 0
More results

Similar Description - ADSP-2186_01

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-2185L AD-ADSP-2185L Datasheet
223Kb / 31P
   DSP Microcomputer
ADSP-2186M AD-ADSP-2186M Datasheet
288Kb / 40P
   DSP Microcomputer
REV. 0
ADSP-2183 AD-ADSP-2183 Datasheet
252Kb / 31P
   DSP Microcomputer
REV. C
ADSP-2184 AD-ADSP-2184 Datasheet
213Kb / 31P
   DSP Microcomputer
REV. 0
ADSP-2184L AD-ADSP-2184L Datasheet
216Kb / 31P
   DSP Microcomputer
REV. 0
ADSP-2184 AD-ADSP-2184_15 Datasheet
216Kb / 31P
   DSP Microcomputer
REV. 0
ADSP-2185 AD-ADSP-2185_15 Datasheet
291Kb / 32P
   DSP Microcomputer
REV. 0
ADSP-2189M AD-ADSP-2189M_15 Datasheet
244Kb / 32P
   DSP Microcomputer
REV. A
ADSP-21065L AD-ADSP-21065L Datasheet
488Kb / 44P
   DSP Microcomputer
REV. C
ADSP-2186BSTZ-160 AD-ADSP-2186BSTZ-160 Datasheet
261Kb / 36P
   DSP Microcomputer
REV. B
ADSP-2184BSTZ-160 AD-ADSP-2184BSTZ-160 Datasheet
216Kb / 31P
   DSP Microcomputer
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com