Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M58PR512LE Datasheet(PDF) 9 Page - Numonyx B.V

Part # M58PR512LE
Description  512-Mbit or 1-Gbit (횞 16, multiple bank, multilevel, burst) 1.8 V supply Flash memories
Download  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

M58PR512LE Datasheet(HTML) 9 Page - Numonyx B.V

Back Button M58PR512LE Datasheet HTML 5Page - Numonyx B.V M58PR512LE Datasheet HTML 6Page - Numonyx B.V M58PR512LE Datasheet HTML 7Page - Numonyx B.V M58PR512LE Datasheet HTML 8Page - Numonyx B.V M58PR512LE Datasheet HTML 9Page - Numonyx B.V M58PR512LE Datasheet HTML 10Page - Numonyx B.V M58PR512LE Datasheet HTML 11Page - Numonyx B.V M58PR512LE Datasheet HTML 12Page - Numonyx B.V M58PR512LE Datasheet HTML 13Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 123 page
background image
M58PR512LE, M58PR001LE
Description
9/123
1
Description
The M58PR512LE and M58PR001LE are 512 Mbit (32 Mbit x 16) and 1 Gbit (64 Mbit x 16)
non-volatile flash memories. They are collectively referred to as the M58PRxxxLE in the rest
of the document, unless otherwise specified.
The M58PRxxxLE may be erased electrically at block level and programmed in-system on a
word-by-word basis using a 1.7 V to 2.0 V VDD supply for the circuitry and a 1.7 V to 2.0 V
VDDQ supply for the input/output pins. An optional 9 V VPP power supply is provided to
speed up factory programming.
The M58PRxxxLE has a uniform block architecture and is based on a multilevel cell
technology:
The M58PR512LE has an array of 256 blocks, and is divided into 64 Mbit banks. There
are 8 banks each containing 32 blocks of 128 KWords.
The M58PR001LE has an array of 512 blocks, and is divided into 128 Mbit banks.
There are 8 banks each containing 64 blocks of 128 KWords.
Each block contains 256 program regions of 1 Kbyte each, that are divided into 32
segments of 16 words. Each segment is split into two halves (A and B), according by the
value on address input A3.
The memory map is illustrated in Figure 4 and the main array architecture in Figure 5.
The multiple bank architecture allows dual operations. While programming or erasing in one
bank, read operations are possible in other banks. Only one bank at a time is allowed to be
in program or erase mode. It is possible to perform burst reads that cross bank boundaries.
The bank architectures are summarized in Table 2 and Table 3, and the memory maps are
shown in Figure 4 and .
Each block can be erased separately. Erase can be suspended to perform a program or
read operation in any other block, and then resumed. Program can be suspended to read
data at any memory location except for the one being programmed, and then resumed.
Each block can be programmed and erased over 100 000 cycles using the supply voltage
VDD. There is a buffer enhanced factory programming command available to speed up
programming.
Program and erase commands are written to the command interface of the memory. An
internal Program/Erase Controller takes care of the timings necessary for program and
erase operations. The end of a program or erase operation can be detected and any error
conditions identified in the status register. The command set required to control the memory
is consistent with JEDEC standards.
The device supports synchronous burst read and asynchronous read from all blocks of the
memory array; at power-up the device is configured for asynchronous read. In synchronous
burst read mode, data is output on each clock cycle at frequencies of up to 108 MHz.
The device features an automatic standby mode and deep power-down mode. When the
bus is inactive during asynchronous read operations, the device automatically switches to
automatic standby mode. In this state the power consumption is reduced to the standby
value and the outputs are still driven.
The DPD (deep power-down) mode starts when the device is properly configured (ECR bit
15 is set) and the DPD signal is asserted. In DPD mode the device has the lowest power
consumption.


Similar Part No. - M58PR512LE

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M58PR512LE STMICROELECTRONICS-M58PR512LE Datasheet
939Kb / 119P
   256-Mbit, 512-Mbit or 1-Gbit (횞 16, multiple bank, multilevel, burst) 1.8 V supply Flash memories
M58PR512LE96ZB5 STMICROELECTRONICS-M58PR512LE96ZB5 Datasheet
939Kb / 119P
   256-Mbit, 512-Mbit or 1-Gbit (횞 16, multiple bank, multilevel, burst) 1.8 V supply Flash memories
More results

Similar Description - M58PR512LE

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M58PR256LE STMICROELECTRONICS-M58PR256LE Datasheet
939Kb / 119P
   256-Mbit, 512-Mbit or 1-Gbit (횞 16, multiple bank, multilevel, burst) 1.8 V supply Flash memories
M58PR256J STMICROELECTRONICS-M58PR256J Datasheet
842Kb / 114P
   256 Mbit or 512 Mbit (x16, Multiple Bank, Multilevel, Burst) 1.8 V supply Flash memories
logo
Numonyx B.V
M58LT256JST NUMONYX-M58LT256JST Datasheet
1Mb / 108P
   256 Mbit (16 Mb 횞 16, multiple bank, multilevel, burst) 1.8 V supply, secure Flash memories
logo
STMicroelectronics
M58LT256JST STMICROELECTRONICS-M58LT256JST Datasheet
836Kb / 106P
   256 Mbit (16 Mb 횞 16, multiple bank, multilevel, burst) 1.8 V supply, secure Flash memories
logo
Numonyx B.V
M58LR128KT NUMONYX-M58LR128KT Datasheet
1Mb / 110P
   128 or 256 Mbit (횞16, multiple bank, multilevel interface, burst) 1.8 V supply Flash memories
logo
STMicroelectronics
M58LR128HT STMICROELECTRONICS-M58LR128HT Datasheet
844Kb / 112P
   128 Mbit (8 Mb 횞16, Multiple Bank, Multilevel interface, Burst) 1.8 V supply Flash memories
logo
Numonyx B.V
M58LR128KC NUMONYX-M58LR128KC Datasheet
1Mb / 108P
   128 or 256 Mbit (x16, mux I/O, multiple bank, multilevel interface, burst) 1.8 V supply Flash memories
logo
STMicroelectronics
M58LT128HST STMICROELECTRONICS-M58LT128HST Datasheet
816Kb / 110P
   128-Mbit (8 Mb 횞16, Multiple Bank, Multilevel interface, Burst) 1.8 V supply, Secure Flash memories
logo
Numonyx B.V
M58LT128HST NUMONYX-M58LT128HST Datasheet
1Mb / 110P
   128 Mbit (8 Mb 횞16, multiple bank, multilevel interface, burst) 1.8 V supply, secure Flash memories
logo
STMicroelectronics
M58WR016KU STMICROELECTRONICS-M58WR016KU Datasheet
80Kb / 10P
   16- or 32-Mbit (횞16, Mux I/O, Multiple Bank, Burst) 1.8 V supply Flash memories
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com