Electronic Components Datasheet Search |
|
SN65LVDS104PW Datasheet(PDF) 5 Page - Texas Instruments |
|
|
SN65LVDS104PW Datasheet(HTML) 5 Page - Texas Instruments |
5 / 27 page www.ti.com SN65LVDS105 ELECTRICAL CHARACTERISTICS SN65LVDS105 SWITCHING CHARACTERISTICS SN65LVDS104 SN65LVDS105 SLLS396F – SEPTEMBER 1999 – REVISED JANUARY 2005 over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT |VOD| Differential output voltage magnitude 247 340 454 RL = 100 Ω, VID = ±100 mV, mV Change in differential output voltage magnitude between logic ∆|V OD| –50 50 See Figure 6 and Figure 7 states 1.37 VOC(SS) Steady-state common-mode output voltage 1.125 V 5 Change in steady-state common-mode output voltage between See Figure 8 ∆V OC(SS) –50 50 mV logic states VOC(PP) Peak-to-peak common-mode output voltage 25 150 mV Enabled, RL = 100 Ω 23 35 mA ICC Supply current Disabled 0.7 6.4 mA IIH High-level input current VIH = 2 V 20 µA IIL Low-level input current VIL = 0.8 V 10 µA VOY or VOZ = 0 V ±10 mA IOS Short-circuit output current VOD = 0 V ±10 mA IOZ High-impedance output current VO = 0 V or 2.4 V ±1 µA IO(OFF) Power-off output current VCC = 1.5 V, VO = 2.4 V 0.3 ±1 µA CIN Input capacitance VI = 0.4 sin (4E6πt) + 0.5 V 5 pF VI = 0.4 sin (4E6πt) + 0.5 V, CO Output capacitance (Y or Z outputs) 9.4 pF Disabled (1) All typical values are at 25 °C and with a 3.3-V supply. over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT tPLH Propagation delay time, low-to-high-level output 1.7 2.2 3 ns tPHL Propagation delay time, high-to-low-level output 1.4 2.3 3.5 ns tr Differential output signal rise time 0.3 0.8 1.2 ns RL = 100 Ω, CL = 10 pF, See Figure 9 tf Differential output signal fall time 0.3 0.8 1.2 ns tsk(p) Pulse skew (|tPHL - tPLH|) 150 500 ps tsk(o) Channel-to-channel output skew(2) 20 100 ps tsk(pp) Part-to-part skew(3) 1.5 ns tPZH Propagation delay time, high-impedance-to-high-level output 7.2 15 ns tPZL Propagation delay time, high-impedance-to-low-level output 8.4 15 ns See Figure 10 tPHZ Propagation delay time, high-level-to-high-impedance output 3.6 15 ns tPLZ Propagation delay time, low-level-to-high-impedance output 6 15 ns (1) All typical values are at 25 °C and with a 3.3-V supply. (2) tsk(o) is the magnitude of the time difference between the tPLH or tPHL of all drivers of a single device with all of their inputs connected together. (3) tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. 5 |
Similar Part No. - SN65LVDS104PW |
|
Similar Description - SN65LVDS104PW |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |