Electronic Components Datasheet Search |
|
TMS320DM6441 Datasheet(PDF) 9 Page - Texas Instruments |
|
TMS320DM6441 Datasheet(HTML) 9 Page - Texas Instruments |
9 / 232 page 3 Device Overview 3.1 Device Characteristics TMS320DM6441 Digital Media System-on-Chip www.ti.com SPRS359D – SEPTEMBER 2006 – REVISED MARCH 2008 Table 3-1 provides an overview of the TMS320DM6441 SoC. The table shows significant features of the device, including the capacity of on-chip RAM, peripherals, internal peripheral bus frequency relative to the C64x+ DSP, and the package type with pin count. Table 3-1. Characteristics of the Processor HARDWARE FEATURES DM6441 DDR2 Memory Controller DDR2 (16/32-bit bus width) Asynchronous (8/16-bit bus width) RAM, Flash Asynchronous EMIF (EMIFA) (NOR, NAND) Compact Flash MMC/SD with secure data input/output (SDIO) Flash Cards SmartMedia/xD Memory Stick/Memory Stick PRO 64 independent channels EDMA 8 QDMA channels 2 64-bit general purpose (each configurable as 2 Timers separate 32-bit timers) 64-bit watch dog Peripherals UART 3 (one with RTS and CTS flow control) Not all peripherals pins are available at the SPI 1 (supports 2 slave devices) same time (For more I2C 1 (master/slave) detail, see the Device Configuration section). Audio Serial Port [ASP] 1 10/100 Ethernet MAC with Management Data Input/Output 1 VLYNQ 1 HPI 1 (16-bit multiplexed address/data) General-Purpose Input/Output Port Up to 71 PWM 3 outputs ATA/CF 1 (ATA/ATAPI-5) 1 input (VPFE) Configurable Video Ports 1 output (VPBE) USB 2.0 High speed client Size (Bytes) 160KB RAM, 8KB ROM DSP • 32KB L1 program (L1P)/cache (up to 32KB) • 80KB L1 data (L1D)/cache (up to 32KB) • 64KB unified mapped RAM/cache (L2) On-Chip Memory Organization ARM • 16KB I-cache • 8KB D-cache • 16KB RAM • 8KB ROM CPU ID + CPU Rev ID Control Status Register (CSR.[31:16]) 0x1000 C64x+ Megamodule Revision ID Register (MM_REVID[15:0]) 0x0000 (Silicon Revision 1.3 and earlier) Revision (address location: 0x0181 2000) 0x0003 (Silicon Revision 2.1) JTAGID register 0x0B70 002F (Silicon Revision 1.3 and earlier) JTAG BSDL_ID (address location: 0x01C4 0028) 0x1B70 002F (Silicon Revision 2.1) DSP 405 MHz , ARM 202.5 MHz at 1.05 V CPU Frequency MHz DSP 513 MHz, ARM 256 MHz at 1.2 V DSP 2.47 ns, ARM 4.94 ns at 1.05 V Cycle Time ns DSP 1.9 ns, ARM 3.9 ns at 1.2V Submit Documentation Feedback Device Overview 9 |
Similar Part No. - TMS320DM6441_08 |
|
Similar Description - TMS320DM6441_08 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |