Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

ST7285C Datasheet(HTML) 72 Page - STMicroelectronics

Part No. ST7285C
Description  8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
Download  117 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

ST7285C Datasheet(HTML) 72 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 117 page
background image
72/117
ST7285C
4.9 RDS G.B.S
4.9.1 Introduction
The main task of the GBS module is to acquire
Group and Block Synchronization of a received
RDS data steam, which is provided in a modified
shortened cyclic code.
In order to achieve synchronization, a syndrome is
calculated on every data clock pulse. Detection of
a valid syndrome is indicated by flag VSI with as-
sociated interrupt, while the corresponding block is
kept in BL(0:2). Starting in BIT_SYNC mode the
SW can use CNA zero count interrupt (CNA=1)
and VSI check for synchronization phase. If the
synchronization criteria is fulfilled, the SW can
switch to BLK_SYNC mode, setting counter CNA
to 26 and CNB to the current block code. The SW
maintains block synchronization easily by check-
ing VSI and ORD, which indicates a correct block
order.
An optional GRP_SYNC mode can be entered for
RDS standby operation using the appropriate
counter interrupt selection.
The combination of software triggered syndrome
calculation, a second 26-bit shift register and a 26-
bit quality register, allow highly flexible error cor-
rection by software.
Single quality errors, representing a 1 or 2 bit
RDSDAT error, are indicated by the SQE flag.
They can be corrected by SW with high security.
4.9.2 Features
– Hardware implemented decoding of RDS data
stream.
– Hardware triggered syndrome calculation with
every rising edge of RDSCLK.
– Storage of 26 RDS bits (1 block).
– Fast syndrome calculation
(within 2.4
µsat f
OSC=8.664MHz).
– 5-bits RDS-counter CNA and 2-bit RDS-block
counter CNB.
– Selectable counter interrupt for BIT/BLOCK/
GROUP-SYNC mode.
– “Valid Syndrome” detection unit with interrupt
and block code output.
– Selectable MMBS Radio Paging option for block
E syndrome detection.
– “Valid Block Order” flag.
– Extended “error correction by software” support.
– Software triggered syndrome calculation.
– Parallel storage of 26 RDSDAT bits and 26
QUALITY bits for high flexibility.
– Single/Multiple quality-error flags.
Figure 34. Principles of Baseband Coding
BLOCK1
BLOCK2
BLOCK3
BLOCK4
GROUP = 4 BLOCKS = 104 BITS
m15 m14 m13 m12 m11 m10 m9 m8 m7 m6 m5 m4 m3 m2 m1 m0
c9
c8
c7
c6
c5
c4
c3
c2
c1
c0
BLOCK = 26BITS
INFORMATION WORD = 16-BITS
CHECK WORD = 10-BITS


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn