Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

ST7285C Datasheet(HTML) 28 Page - STMicroelectronics

Part No. ST7285C
Description  8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
Download  117 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

ST7285C Datasheet(HTML) 28 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 117 page
background image
28/117
ST7285C
4.2 SERIAL COMMUNICATIONS INTERFACE
4.2.1 Introduction
The Serial Communications Interface (SCI) offers
a flexible means of full-duplex data exchange with
external equipment requiring an industry standard
NRZ asynchronous serial data format. The SCI of-
fers a very wide range of Baud rates thanks to the
presence of two Baud rate generator systems: the
first is of conventional type and yields common
communications Baud rates with standard oscilla-
tor frequencies; the second features a program-
mable prescaler capable of dividing the input fre-
quency by any factor from 1 to 255, thus offering a
very wide range of Baud rates even with non-
standard oscillator frequencies. Transmitter and
Receiver circuits are independent and can operate
at different Baud rates; indeed, each can select ei-
ther type of Baud rate generator. External connec-
tions are by means of two I/O pins: TDO (Port
PB0) for the Transmit Data output and RDI (Port
PB1) for the Receive Data input.
4.2.2 Features
– Full duplex, asynchronous communications
– NRZ standard format (Mark/Space)
– Dual Baud rate generator systems
– Independently programmable transmission and
reception Baud rates
– Separate Transmit and Receive Baud rates
– Programmable word length (8 or 9 bits)
– Receive buffer full, Transmit buffer empty and
End of Transmission flags
– Receiver wake-up function by the most signifi-
cant bit or by idle line
– Muting function for multiprocessor configurations
– Separate enable bits for Transmitter and Receiver
– Noise, Overrun and Frame Error detection
– Four interrupt sources with flags
– Overall accuracy better than 1% of Baud rate.
4.2.3 Serial Data Format
Serial data is transmitted and received as frames
comprising the following elements:
– An Idle Line in the ”high” state prior to transmis-
sion or reception.
– A Start bit in the ”low” state, denoting the start of
each character.
– Character data word (8 or 9 bits), least significant
bit first.
– A Stop bit in the ”high” state, indicating that the
frame is complete.
Word length may be selected as being either 8 or 9
bits by programming the M bit in the SCCR1 con-
trol register.
An Idle Line condition is interpreted on receiving
an entire frame of ”ones”.
A Break is interpreted on receiving ”zeros” for
some multiple of the frame period.
4.2.4 Data Reception and Transmission
The following description is best read with refer-
ence to the SCI Block Diagram illustrated in Figure
1, where it will be noted that the SCDR data regis-
ter is shown as two separate registers, one for
transmitted data and the other for received data.
The Serial Communications Data Register (SCDR)
performs a dual function (Read And Write), since it
accesses two separate registers, one for transmis-
sion (TDR) and one for reception (RDR). The TDR
register provides the data interface between the in-
ternal bus and the output shift register for data to be
transmitted, while the RDR register provides an in-
terface between the input shift register and the in-
ternal bus for incoming data.
When the SCDR is read, the RDR is accessed and
its contents are transferred to the data bus. The
RDRF (RDR Full Flag) in the SCSR register is set
to ”1” as soon as the word in the receiver shift reg-
ister is transferred to the RDR register.
When the SCDR is written to, the data word is
transferred to the TDR register. The TDRE flag
(TDR empty) in the SCSR register is set to ”1” as
soon as the word in the TDR is transferred to the
transmit shift register.
Incoming data is received in a serial shift register
and then transferred to a parallel Receive Data
Register (RDR) as a complete word, thus allowing
the next incoming character to be received in the
shift register while the current character is still in
the RDR.
Oversampling techniques are used for data recov-
ery by discriminating between valid incoming data
and noise.
4.2.5 Receiver Muting and Wake-up Feature
In multiprocessor configurations it is often desira-
ble that only the intended message recipient
should actively receive the full message contents,
thus reducing redundant SCI service overheads
for all non addressed receivers. Communications
protocols in such configurations generally issue
the recipient address as a message header.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn