Electronic Components Datasheet Search
  English  β–Ό

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

ST7285C Datasheet(HTML) 30 Page - STMicroelectronics

Part No. ST7285C
Description  8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
Download  117 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

ST7285C Datasheet(HTML) 30 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 117 page
background image
30/117
ST7285C
SERIAL COMMUNICATIONS INTERFACE(Cont’d)
4.2.7.3 Control Register 2 (SCCR2)
Address: 0054h
β€”
Read/Write
Reset Value: 00h
Contains four control bits which allow interrupts
generated by TDR Empty, Transmit Complete,
RDR Full and Idle Line to be enabled or disabled.
Also contains four control bits to enable or disable
Transmission, Reception, Receiver Wake-Up and
Send Break.
Bit-7 = TIE Transmitter Interrupt Enable
Authorizes an interrupt when set at one and when
the TDRE (transmission register empty) flag is set
to β€œ1” indicating that the last word has been trans-
mitted. When TIE is at zero this interrupt is disa-
bled.
Bit-6 = TCIE
Transmission Complete Interrupt En-
able
This bit set to β€œ1” enables an interrupt when the TC
flag (transmission competed) changes to β€œ1”.
When TCIE is at β€œ0” this interrupt is disabled.
Bit-5 = RIE
Receiver Interrupt Enable
Authorizes an interrupt when set to β€œ1” and when
either the RDRF (Receive Data Register Full) flag
or the OR (Overspeed on Reception) flag is set to
β€œ1”, indicating that the last word has been transmit-
ted. When TIE is set to β€œ0”, this interrupt is disa-
bled.
Bit-4 = ILIE
Idle Line Interrupt Enable
This bit at β€œ1” enables an interrupt if the IDLE flag
changes to β€œ1” (which corresponds to an idle line
on reception). The interrupt cannot occur if the
IDLE bit is at β€œ0”.
Bit-3 = TE Transmitter Enable
This bit at β€œ1” enables the transmitter. At start-up,
the transmitter sends a preamble (ten or eleven
ones). During transmission, a β€œ0” pulse on the TE
bit (β€œ0” followed by β€œ1”) sends a preamble after the
current word. Setting the TE bit to β€œ0” switches the
output line to a high impedance state at the end of
the word currently being transmitted.
Bit-2 = RE
Receiver Enable
The RE bit at β€œ1” enables the receiver which be-
gins searching for a START bit. The RE bit at β€œ0”
disables the receiver and resets the associated
status bits to β€œ0” (RDRF, IDLE, OR, NF and FE).
Bit-1 = RWU
Receiver Wake-Up
The RWU bit at β€œ1” mutes the receiver. The wake-
up mode is determined by the WAKE bit (bit 3 in
SCCR1). As long as RWU remains at β€œ1”, the flags
relating to the receiver cannot rise to β€œ1”.
Writing β€œ0” to RWU forces an exit from the muted
state.
As soon as the wake-up sequence is recognized,
the RWU bit is forced to β€œ0”. If the wake-up select-
ed mode corresponds to the reception of a pream-
ble, the RWU bit cannot be set to β€œ1” as long as the
reception remains idle. If the selected wake-up
mode corresponds to the reception of a β€œ1” on the
most significant bit, the reception of this particular
word wakes up the receiver and sets the RDRF
flag to β€œ1”, which allows the receiver to receive this
word normally and to use it as an address word.
Bit-0 = SBK
Send Break
This bit set to β€œ1” tells the transmitter to send a
whole number of BREAKS (all bits at β€œ0” including
the stop bit). At the end of the last BREAK the
transmitter inserts an extra β€œ1” bit in order to ac-
knowledge the START bit. If the SBK bit is set to
β€œ1” and then to β€œ0”, the transmitter will send a
BREAK word at the end of the current word.
4.2.7.4 Status Register (SCSR)
Address: 0050h
β€”
Read Only
Reset Value: 1100 0000b
Contains four flags which denote conditions which
can lead to interrupts if the corresponding bits of
SCCR2 are set: TDR Empty, Transmit Complete,
RDR Full and Idle Line. These flags are used for
management of the SCI interrupt system.
Also contains three flags which indicate error con-
ditions due to Overrun, Noise and Framing.
Bit-7 = TDRE Transmit Data Register Empty
Indicates that the content of the transmission data
register has been transferred into the shift register.
If the TDRE bit is at β€œ0”, it indicates that the trans-
mission has not yet occurred and that a write oper-
ation into the data register would overwrite previ-
ous data. The TDRE bit is reset to β€œ0” by an SCSR
access followed by a write operation into the trans-
mission data register. Data will not be transferred
to the shift register as long as the TDRE bit is not
reset to β€œ0”.
Bit-6 = TC Transmission Complete
76
543210
TIE
TCIE
RIE
ILIE
TE
RE
RWU
SBK
76
5
43210
TDRE
TC
RDRF
IDLE
OR
NF
FE
-


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights ReservedΒ© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn