Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

ST7285C Datasheet(HTML) 44 Page - STMicroelectronics

Part No. ST7285C
Description  8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
Download  117 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

ST7285C Datasheet(HTML) 44 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 117 page
background image
44/117
ST7285C
16-BIT TIMER (Cont’d)
TIMER STATUS REGISTER (TSR)
Address: see Memory Map
Read Only
Reset Value: 0000 0000b
The Timer Status Register (TSR) is an 8-bit regis-
ter of which the five most significant bits contain
read-only status information and the three least
significant bits are not used.
Bit 7 = ICF1 Input Capture Flag 1
ICF1 is set when a proper edge has been sensed
by the input capture edge detector at pin ICAP1.
The edge is selected by the IEDG1-bit in TCR.
ICF1 is cleared by a processor access to the TSR
while ICF1 is set followed by an access (read or
write) to the low byte of ICR1 (ICLR1).
Bit 6 = OCF1
Output Compare Flag 1
OCF1 is set when the content of the free running
counter matches the content of OCR1. It is cleared
by a processor access of TSR while OCF1 is set
followed by an access (read or write) to the low
byte of OCR1.
Bit 5 = TOF
Timer Overflow
TOF is set by a transition of the free running coun-
ter from FFFFh to 0000h. It is cleared by a proces-
sor access to TSR while TOF is set followed by an
access (read or write) to the low byte of the coun-
ter low register. TOF is not affected by an access
to the Alternate Counter Register.
Bit 4 = ICF2 Input Capture Flag 2
ICF2 is set when a proper edge has been sensed
by the input capture edge detector at pin ICAP2.
The edge is selected by the IEDG2-bit in TCR.
ICF2 is cleared by a processor access to the TSR
while ICF2 is set followed by an access (read or
write) to the low byte of ICR2 (ICLR2).
Bit 3 = OCF2
Output Compare Flag 2
OCF2 is set when the content of the free running
counter matches the content of OCR2. It is cleared
by a processor access of TSR while OCF2 is set
followed by an access (read or write) to the low
byte of OCR2.
Bit 2, 1, 0 = Unused.
70
ICF1
OCF1
TOF
ICF2
OCF2


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn