Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

ST7285C Datasheet(HTML) 48 Page - STMicroelectronics

Part No. ST7285C
Description  8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
Download  117 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

ST7285C Datasheet(HTML) 48 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 117 page
background image
48/117
ST7285C
SERIAL PERIPHERAL INTERFACE(Cont’d)
4.4.6.1 Slave Select (SS)
The Slave select (SS) pin receives an active-low
signal which is generated by the Master device, in
order to enable Slave devices to accept data.
To ensure that data will be accepted by a Slave
device, the SS line must be at a logic lowlevel prior
to the occurence of SCK (system clock), and must
remain low until after the last (eighth) SCK cycle.
Figure 28 illustrates the relationship between SCK
and the data for two different level combinations of
CPHA, when SS is pulled low. These are :
– a) CPHA = 1 or 0, the first bit of data is applied
to the MISO line for transfer, and,
– b) when CPHA = 0 the Slave device is prevented
from writing to its data register. For further infor-
mation on the effect the SS input and the CPHA
have on the I/O data register, refer to the WCL
status flag in the ”Serial Peripheral Status Regis-
ter description”. A logic high level on theSS sig-
nal forces the MISO (Master In Slave Out) line to
the high-impedance state. Also, SCK and the
MOSI (Master Out Slave In) line are ignored by a
Slave device when its SS signal is at a logic high
level.
When a device is a Master, it constantly monitors
its SS signal input for the presence of a logic low
level. The Master device will become a Slave de-
vice any time its SS signal input is detected as be-
ing at a logic low level. This ensures that only one
Master controls theSS line.
When the SS line is detected as being at a logic
low level, the Master clears the MSTR control bit
(Serial Peripheral Control Register). Also, control
bit SPE in the Serial Peripheral Control Register is
cleared, causing the Serial Peripheral Interface
(SPI) to be disabled (SPI alternate function pins
become inputs). The MODF flag bit in the Serial
Peripheral Status Register is also set to indicate to
the Master device that another device is attempt-
ing to become a Master. Two devices attempting
to be outputs are normally the result of a software
error. However, the user system can be configured
in such manner as to contain a default Master
which would automatically ”take-over” and restart
the system.
4.4.6.2 Serial Clock (SCK)
The Serial Clock is used to synchronize the move-
ment of data both in and out of the device via its
MOSI and MISO pins. The Master and Slave de-
vices are capable of exchanging a data byte of in-
formation during a sequence of eight clock pulses.
Since the SCK is generated by the Master device,
the SCK line becomes an input on all Slave devic-
es and synchronizes Slave data transfer. The type
of clock and its relationship to data are controlled
by the CPOL and CPHA bits in the Serial Peripher-
al Control Register.
The Master device generates the SCK through a
circuit driven by the internal processor clock. Two
bits (SPR0 and SPR1) in the Serial Peripheral
Control Register of the Master device select the
clock rate. The Master device uses the SCK to
latch incoming Slave device data on the MISO line
and shifts out data to the Slave device on the
MOSI line. Both Master and Slave devices must
be operated in the same timing mode as defined
by the CPOL and CPHA bits in the Serial Peripher-
al Control Register.
In the Slave device, SPR0 and SPR1 have no ef-
fect on the operation of the Serial Peripheral Inter-
face.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn