Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

ST7285C Datasheet(HTML) 59 Page - STMicroelectronics

Part No. ST7285C
Description  8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
Download  117 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

ST7285C Datasheet(HTML) 59 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 117 page
background image
59/117
ST7285C
I
2C BUS INTERFACE (Cont’d)
CONTROL REGISTER (CR)
Address: 0028h
Read / Write
Reset Value: 00h
b7-6 = reserved.
b5: PE
Peripheral Enable
1 : Master/Slave capability.
0 : Peripheral disabled ( all outputs are released).
When this bit is reset, all the bits of the control reg-
ister and the status register except the Stop bit are
reset.
PE selects the alternate function on the corre-
sponding I/O.
This bit is set by software and it is cleared by soft-
ware or by a reset.
b4: ENGC
Enable General call
When this bit is set, the peripheral acknowledges
the general call address.
Engc bit is set or cleared by software. It is cleared
when the peripheral is disabled (PE=0) or by reset.
b3: START
Generation of a Start condition
When the Start bit is set in Slave mode, the inter-
face generates a Start condition as soon as the
bus is free. In Master mode, it generates a repeat-
ed Start condition. Then an interrupt is generated if
ITE is set.
This bit is set by software and is cleared by soft-
ware, when the peripheral is disabled (PE=0) or by
reset. It is automatically cleared after the start con-
dition is sent.
b2: ACK
Acknowledge level
When this bit is set, an acknowledge is returned
after an address byte is received or after a data
byte is received.
When it is cleared, no acknowledge is returned.
It is set by software and it is cleared by software,
when the peripheral is disabled (PE=0) or by reset.
b1: STOP
Generation of a Stop condition
If the Stop bit is set in Master mode then a stop
condition is generated after the transfer of the cur-
rent byte or after that the current Start condition is
sent.
If it is set in Slave mode then both SCL and SDA
lines are released in order to recover from an error
condition and the peripheral waits for a detection
of a Start or a Stop condition. Then the interface
waits for a Stop or a Start condition on the lines.
This bit can be cleared by software. It is automati-
cally cleared after the stop condition is sent on the
SCL line in Master mode or by reset.
b0: ITE
Interrupt Enable
When the Interrupt Enable bit is set, the I
2C inter-
face interrupt is generated after anyone of these
following conditions
– A Start condition is generated in Master mode.
– The address is matched in Slave mode while the
ACK flag is at a logic high.
– A data byte has been received or is to be trans-
mitted.
– A loss of arbitration of the bus to another Master
in Master mode.
– A misplaced Start or Stop condition is detected
– There is no acknowledge.
– A Stop condition has been detected in Slave
mode. While the ITE flag is set, an interrupt is
generated, SCL is hold low and the transfer is
suspended except when a loss of arbitration or a
detection of a Stop condition have been detect-
ed. ITE is reset by software, when the peripheral
is disabled (PE=0) or by reset.
70
-
-
PE
ENGC
START
ACK
STOP
ITE
PE = 0
PE = 1
PA6 = normal I/O
PA6 = I2C DATA
PA4 = normal I/O
PA4 = I2C CLOCK


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn