Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD2S1210ASTZ Datasheet(PDF) 9 Page - Analog Devices

Part # AD2S1210ASTZ
Description  Variable Resolution, 10-Bit to 16-Bit R/D Converter with Reference Oscillator
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD2S1210ASTZ Datasheet(HTML) 9 Page - Analog Devices

Back Button AD2S1210ASTZ Datasheet HTML 5Page - Analog Devices AD2S1210ASTZ Datasheet HTML 6Page - Analog Devices AD2S1210ASTZ Datasheet HTML 7Page - Analog Devices AD2S1210ASTZ Datasheet HTML 8Page - Analog Devices AD2S1210ASTZ Datasheet HTML 9Page - Analog Devices AD2S1210ASTZ Datasheet HTML 10Page - Analog Devices AD2S1210ASTZ Datasheet HTML 11Page - Analog Devices AD2S1210ASTZ Datasheet HTML 12Page - Analog Devices AD2S1210ASTZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 36 page
background image
AD2S1210
Rev. 0 | Page 9 of 36
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
48 47 46 45 44 43 42 41 40 39 38 37
35
DOS
34
LOT
33
RESET
30
B
31
NM
32
DIR
36
A1
29
A
28
DB0
27
DB1
25
DB3
26
DB2
2
CS
3
RD
4
WR/FSYNC
7
CLKIN
6
DVDD
5
DGND
1
RES1
8
XTALOUT
9
SOE
10
SAMPLE
12
DB14/SDI
11
DB15/SDO
13 14 15 16 17 18 19 20 21 22 23 24
PIN 1
AD2S1210
TOP VIEW
(Not to Scale)
Figure 2. Pin Configuration
Table 4. Pin Function Descriptions
Pin
No.
Mnemonic
Description
1
RES1
Resolution Select 1. Logic input. RES1 in conjunction with RES0 allows the resolution of the AD2S1210 to be
programmed. Refer to the Configuration of AD2S1210 section.
2
CS
Chip Select. Active low logic input. The device is enabled when CS is held low.
3
RD
Edge-Triggered Logic Input. When the SOE pin is high, this pin acts as a frame synchronization signal and output
enable for the parallel data outputs, DB15 to DB0. The output buffer is enabled when CS and RD are held low. When
the SOE pin is low, the RD pin should be held high.
4
WR/FSYNC
Edge-Triggered Logic Input. When the SOE pin is high, this pin acts as a frame synchronization signal and input
enable for the parallel data inputs, DB7 to DB0. The input buffer is enabled when CS and WR/FSYNC are held low.
When the SOE pin is low, the WR/FSYNC pin acts as a frame synchronization signal and enable for the serial data bus.
5, 19
DGND
Digital Ground. These pins are ground reference points for digital circuitry on the AD2S1210. Refer all digital input
signals to this DGND voltage. Both of these pins can be connected to the AGND plane of a system. The DGND and
AGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
6
DVDD
Digital Supply Voltage, 4.75 V to 5.25 V. This is the supply voltage for all digital circuitry on the AD2S1210. The AVDD and DVDD
voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
7
CLKIN
Clock Input. A crystal or oscillator can be used at the CLKIN and XTALOUT pins to supply the required clock frequency of
the AD2S1210. Alternatively, a single-ended clock can be applied to the CLKIN pin. The input frequency of the AD2S1210 is
specified from 6.144 MHz to 10.24 MHz.
8
XTALOUT
Crystal Output. When using a crystal or oscillator to supply the clock frequency to the AD2S1210, apply the crystal
across the CLKIN and XTALOUT pins. When using a single-ended clock source, the XTALOUT pin should be
considered a no connect pin.
9
SOE
Serial Output Enable. Logic input. This pin enables either the parallel or serial interface. The serial interface is selected
by holding the SOE pin low, and the parallel interface is selected by holding the SOE pin high.
10
SAMPLE
Sample Result. Logic input. Data is transferred from the position and velocity integrators to the position and velocity
registers, after a high-to-low transition on the SAMPLE signal. The fault register is also updated after a high-to-low
transition on the SAMPLE signal.
11
DB15/SDO
Data Bit 15/Serial Data Output Bus. When the SOE pin is high, this pin acts as DB15, a three-state data output pin
controlled by CS and RD. When the SOE pin is low, this pin acts as SDO, the serial data output bus controlled by CS and
WR/FSYNC. The bits are clocked out on the rising edge of SCLK.
12
DB14/SDI
Data Bit 14/Serial Data Input Bus. When the SOE pin is high, this pin acts as DB14, a three-state data output pin controlled
by CS and RD. When the SOE pin is low, this pin acts as SDI, the serial data input bus controlled by CS and WR/FSYNC. The
bits are clocked in on the falling edge of SCLK.


Similar Part No. - AD2S1210ASTZ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD2S1210ASTZ AD-AD2S1210ASTZ Datasheet
544Kb / 37P
   Variable Resolution, 10-Bit to 16-Bit R/D Converter
More results

Similar Description - AD2S1210ASTZ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD2S1210SST-EP-RL7 AD-AD2S1210SST-EP-RL7 Datasheet
345Kb / 16P
   Variable Resolution, 10-Bit to 16-Bit R/D Converter with Reference Oscillator
REV. 0
AD2S1210-10 AD-AD2S1210-10 Datasheet
544Kb / 37P
   Variable Resolution, 10-Bit to 16-Bit R/D Converter
AD2S1205 AD-AD2S1205 Datasheet
357Kb / 25P
   12-Bit R/D Converter with Reference Oscillator
Rev. PrB_10/06
AD2S1200 AD-AD2S1200 Datasheet
396Kb / 24P
   12-Bit R/D Converter with Reference Oscillator
REV. 0
AD2S1200 AD-AD2S1200_15 Datasheet
396Kb / 24P
   12-Bit R/D Converter with Reference Oscillator
REV. 0
AD2S1200 AD-AD2S1200_17 Datasheet
414Kb / 25P
   12-Bit R/D Converter Reference Oscillator
logo
Burr-Brown (TI)
ADC700 BURR-BROWN-ADC700 Datasheet
148Kb / 12P
   16-Bit Resolution With Microprocessor Interface A/D CONVERTER
logo
Analog Devices
ADADC71 AD-ADADC71_15 Datasheet
286Kb / 12P
   Complete, High Resolution 16-Bit A/D Converter
REV. C
logo
Texas Instruments
DAC56U TI1-DAC56U Datasheet
124Kb / 6P
[Old version datasheet]   Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER
logo
Burr-Brown (TI)
DAC1600 BURR-BROWN-DAC1600 Datasheet
250Kb / 6P
   MONOLITHIC 16 BIT RESOLUTION DIGITAL - TO - ANALOG CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com