V54C365804VD datasheet(4/54 Pages) MOSEL

Part #	V54C365804VD

Description	HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8

Download	54 Pages

Scroll/Zoom	100%

Manufacturer	MOSEL [Mosel Vitelic, Corp]

Direct Link	http://www.moselvitelic.com

Logo

4 / 54 page

4

V54C365804VD(L) Rev. 0.9 September 2001

MOSEL VITELIC

V54C365804VD(L)

Signal Pin Description

Type

Signal

Polarity

Function

CLK

Input

Pulse

Positive

Edge

The system clock input. All of the SDRAM inputs are sampled on the rising edge of the

clock.

CKE

Input

Level

Active High Activates the CLK signal when high and deactivates the CLK signal when low, thereby

initiates either the Power Down mode, Suspend mode, or the Self Refresh mode.

CS

Input

Pulse

Active Low CS enables the command decoder when low and disables the command decoder when

high. When the command decoder is disabled, new commands are ignored but previous

operations continue.

RAS,CAS

WE

Input

Pulse

Active Low When sampled at the positive rising edge of the clock, CAS,RAS,and WE define the

command to be executed by the SDRAM.

A0 - A11

Input

Level

—

During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11)

when sampled at the rising clock edge.

During a Read or Write command cycle, A0-An defines the column address (CA0-CAn)

when sampled at the rising clock edge.CAn depends from the SDRAM organization:

8M x 8 SDRAM CA0–CA8

(Page Length = 512 bits)

In addition to the column address, A10(=AP) is used to invoke autoprecharge operation

at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and

BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled.

During a Precharge command cycle, A10(=AP) is used in conjunction with BA0 and BA1

to control which bank(s) to precharge. If A10 is high, all four banks will BA0 and BA1 are

used to define which bank to precharge.

BA0,

BA1

Input

Level

—

Selects which bank is to be active.

DQx

Input

Output

Level

—

Data Input/Output pins operate in the same manner as on conventional DRAMs.

DQM

Input

Pulse

Active High The Data Input/Output mask places the DQ buffers in a high impedance state when sam-

pled high. In Read mode, DQM has a latency of two clock cycles and controls the output

buffers like an output enable. In Write mode, DQM has a latency of zero and operates as

a word mask by allowing input data to be written if it is low but blocks the write operation

if DQM is high.

One DQM input is present in x4 and x8 DRAMs.

VCC, VSS

Supply

Power and ground for the input buffers and the core logic.

VCCQ

VSSQ

Supply

——

Isolated power supply and ground for the output buffers to provide improved noise

immunity.

Similar Part No. - V54C365804VD

Manufacturer	Part #	Datasheet	Description
Mosel Vitelic, Corp	V54C365804VC	453Kb / 54P	HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8

More results

Similar Description - V54C365804VD

Manufacturer	Part #	Datasheet	Description
Mosel Vitelic, Corp	V54C365804VC	453Kb / 54P	HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8
	V54C3128804VAT	362Kb / 43P	HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8
	V54C365404VD	799Kb / 54P	HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 16M X 4 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 4
	V58C265804S	457Kb / 44P	HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8
	V54C365164VC	1Mb / 54P	HIGH PERFORMANCE 166/143/125 MHz 3.3 VOLT 4M X 16 SYNCHRONOUS DRAM 4 BANKS X 1Mbit X 16
A-Data Technology	VDS8608A8A	545Kb / 8P	Synchronous DRAM(8M X 8 Bit X 4 Banks) Rev 1.0 December, 2001
A-Data Technology	ADS8608A8A	533Kb / 8P	Synchronous DRAM(8M X 8 Bit X 4 Banks) Rev 1.0 December, 2001
Mosel Vitelic, Corp	V54C365164VD	946Kb / 56P	HIGH PERFORMANCE 225/200/166/143 MHz 3.3 VOLT 4M X 16 SYNCHRONOUS DRAM 4 BANKS X 1Mbit X 16
Hynix Semiconductor	HY57V121620	160Kb / 12P	4 Banks x 8M x 16Bit Synchronous DRAM
Samsung semiconductor	KM44S32030	116Kb / 10P	8M x 4Bit x 4 Banks Synchronous DRAM

More results

V54C365804VD Datasheet(PDF) 4 Page - Mosel Vitelic, Corp

V54C365804VD Datasheet(HTML) 4 Page - Mosel Vitelic, Corp

Similar Part No. - V54C365804VD

Similar Description - V54C365804VD

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL