Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

V58C2256164S Datasheet(PDF) 9 Page - Mosel Vitelic, Corp

Part No. V58C2256164S
Description  HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
Download  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOSEL [Mosel Vitelic, Corp]
Direct Link  http://www.moselvitelic.com
Logo MOSEL - Mosel Vitelic, Corp

V58C2256164S Datasheet(HTML) 9 Page - Mosel Vitelic, Corp

Back Button V58C2256164S Datasheet HTML 5Page - Mosel Vitelic, Corp V58C2256164S Datasheet HTML 6Page - Mosel Vitelic, Corp V58C2256164S Datasheet HTML 7Page - Mosel Vitelic, Corp V58C2256164S Datasheet HTML 8Page - Mosel Vitelic, Corp V58C2256164S Datasheet HTML 9Page - Mosel Vitelic, Corp V58C2256164S Datasheet HTML 10Page - Mosel Vitelic, Corp V58C2256164S Datasheet HTML 11Page - Mosel Vitelic, Corp V58C2256164S Datasheet HTML 12Page - Mosel Vitelic, Corp V58C2256164S Datasheet HTML 13Page - Mosel Vitelic, Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 61 page
background image
9
MOSEL VITELIC
V58C2256(804/404/164)S
V58C2256(804/404/164)S Rev. 1.4 October 2002
Mode Register Set Timing
Burst Mode Operation
Burst Mode Operation is used to provide a constant flow of data to memory locations (Write cycle), or from
memory locations (Read cycle). Two parameters define how the burst mode will operate: burst sequence and
burst length. These parameters are programmable and are determined by address bits A0—A3 during the
Mode Register Set command. Burst type defines the sequence in which the burst data will be delivered or
stored to the SDRAM. Two types of burst sequence are supported: sequential and interleave. The burst
length controls the number of bits that will be output after a Read command, or the number of bits to be input
after a Write command. The burst length can be programmed to values of 2, 4, or 8. See the Burst Length
and Sequence table below for programming information.
Burst Length and Sequence
Burst Length
Starting Length (A2, A1, A0)
Sequential Mode
Interleave Mode
2
xx0
0, 1
0, 1
xx1
1, 0
1, 0
4
x00
0, 1, 2, 3
0, 1, 2, 3
x01
1, 2, 3, 0
1, 0, 3, 2
x10
2, 3, 0, 1
2, 3, 0, 1
x11
3, 0, 1, 2
3, 2, 1, 0
8
000
0,1, 2, 3, 4, 5, 6, 7
0,1, 2, 3, 4, 5, 6, 7
001
1, 2, 3, 4, 5, 6, 7, 0
1, 0, 3, 2, 5, 4, 7, 6
010
2, 3, 4, 5, 6, 7, 0, 1
2, 3, 0, 1, 6, 7, 4, 5
011
3, 4, 5, 6, 7, 0, 1, 2
3, 2, 1, 0, 7, 6, 5, 4
100
4, 5, 6, 7, 0, 1, 2, 3
4, 5, 6, 7, 0, 1, 2, 3
101
5, 6, 7, 0, 1, 2, 3, 4
5, 4, 7, 6, 1, 0, 3, 2
110
6, 7, 0, 1, 2, 3, 4, 5
6, 7, 4, 5, 2, 3, 0, 1
111
7, 0, 1, 2, 3, 4, 5, 6
7, 6, 5, 4, 3, 2, 1, 0
T5
T0
T1
T2
T3
T4
T6
T7
T8
tRP
tMRD
tCK
Pre- All
MRS/EMRS
ANY
Mode Register set (MRS) or Extended Mode Register Set (EMRS) can be issued only when all banks are in the idle state.
CK, CK
Command
If a MRS command is issued to reset the DLL, then an additional 200 clocks must occur prior to issuing any new command
T9
to allow time for the DLL to lock onto the clock.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn