Electronic Components Datasheet Search
Selected language     English  β–Ό

Delete All
ON OFF

Advanced Search

              





ISPLSI1048E Datasheet(PDF) 6 Page - Lattice Semiconductor

Part No. ISPLSI1048E
Description  In-System Programmable High Density PLD
Download  17 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  LATTICE [Lattice Semiconductor]
Homepage  http://www.latticesemi.com
Logo 

 6 page
background image
Specifications ispLSI 1048E
6
External Timing Parameters
Over Recommended Operating Conditions
tpd1
UNITS
TEST
COND.
1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions section.
Table 2-0030B/1048E
1
4
3
1
tsu2 + tco1
(
)
-50
MIN. MAX.
DESCRIPTION
#
2
PARAMETER
A
1
Data Propagation Delay, 4PT Bypass, ORP Bypass
–
20.0
ns
tpd2
A
2
Data Propagation Delay, Worst Case Path
–
ns
fmax (Int.)
A
3
Clock Frequency with Internal Feedback
50.0
–
MHz
fmax (Ext.)
–
4
Clock Frequency with External Feedback
–
MHz
fmax (Tog.)
–
5
Clock Frequency, Max. Toggle
–
MHz
tsu1
–
6
GLB Reg. Setup Time before Clock,4 PT Bypass
–
ns
tco1
A
7
GLB Reg. Clock to Output Delay, ORP Bypass
–
ns
th1
–
8
GLB Reg. Hold Time after Clock, 4 PT Bypass
–
ns
tsu2
–
9
GLB Reg. Setup Time before Clock
–
ns
tco2
–
10
GLB Reg. Clock to Output Delay
–
ns
th2
–
11
GLB Reg. Hold Time after Clock
–
ns
tr1
A
12
Ext. Reset Pin to Output Delay
–
ns
trw1
–
13
Ext. Reset Pulse Duration
–
ns
tptoeen
B
14
Input to Output Enable
–
ns
tptoedis
C
15
Input to Output Disable
–
ns
twh
–
18
External Synchronous Clock Pulse Duration, High
6.5
ns
twl
–
19
External Synchronous Clock Pulse Duration, Low
6.5
ns
tsu3
–
20
I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3)
–
ns
th3
–
21
I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)
–
ns
42.0
77.0
12.0
0.0
14.5
0.0
13.0
6.5
0.0
24.5
9.5
12.0
20.5
24.0
24.0
–
–
(
)
1
twh + twl
tgoeen
B
16
Global OE Output Enable
–
ns
16.0
tgoedis
C
17
Global OE Output Disable
–
ns
16.0
-70
MIN. MAX.
–
15.0
–
70.0
–
–
–
–
–
–
–
–
–
–
–
–
–
5.0
5.0
–
–
56.0
100.0
9.0
0.0
11.0
0.0
10.0
4.0
0.0
18.5
7.0
9.0
15.0
18.0
18.0
–
–
–
12.0
–
12.0




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
ISPLSI1016In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI1016E_02In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI1016E_06In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI3448In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI1032E_06In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI1016EA_07In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
LC4032C3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs 1 2 3 4 5 MoreLattice Semiconductor
LTV-355THybrid substrates that require high density mounting Programmable controllers 1 2 3 4 5 MoreLite-On Technology Corporation
ISPLSI3192High Density Programmable Logic 1 2 3 4 5 MoreLattice Semiconductor
RJK6014DPPSilicon N Channel MOS FET High Speed Power Switching 1 2 3 4 Renesas Technology Corp

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights ReservedΒ© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl