Electronic Components Datasheet Search
Selected language     English  ▼

Delete All
ON OFF

Advanced Search

              





ISPLSI2032VE Datasheet(PDF) 1 Page - Lattice Semiconductor

Part No. ISPLSI2032VE
Description  3.3V In-System Programmable High Density SuperFAST™ PLD
Download  15 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  LATTICE [Lattice Semiconductor]
Homepage  http://www.latticesemi.com
Logo 

 
 1 page
background image
ispLSI
®
2032VE
3.3V In-System Programmable
High Density SuperFAST™ PLD
2032ve_11
1
Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
August 2006
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
Features
• SuperFAST HIGH DENSITY IN-SYSTEM
PROGRAMMABLE LOGIC
— 1000 PLD Gates
— 32 I/O Pins, Two Dedicated Inputs
— 32 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— 100% Functional, JEDEC and Pinout Compatible
with ispLSI 2032V Devices
• 3.3V LOW VOLTAGE 2032 ARCHITECTURE
— Interfaces With Standard 5V TTL Devices
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY
fmax = 300 MHz Maximum Operating Frequency
tpd = 3.0 ns Propagation Delay
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— 3.3V In-System Programmability Using Boundary
Scan Test Access Port (TAP)
— Open-Drain Output Option for Flexible Bus Interface
Capability, Allowing Easy Implementation of
Wired-OR or Bus Arbitration Logic
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE
• THE EASE OF USE AND FAST SYSTEM SPEED OF
PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
— Lead-Free Package Options
Functional Block Diagram
Description
The ispLSI 2032VE is a High Density Programmable
Logic Device that can be used in both 3.3V and 5V
systems. The device contains 32 Registers, 32 Universal
I/O pins, two Dedicated Input Pins, three Dedicated
Clock Input Pins, one dedicated Global OE input pin and
a Global Routing
Pool (GRP).
The GRP provides
complete interconnectivity between all of these elements.
The ispLSI 2032VE features in-system programmability
through the Boundary Scan Test Access Port (TAP) and
is 100% IEEE 1149.1 Boundary Scan Testable. The
ispLSI 2032VE offers non-volatile reprogrammability of
the logic, as well as the interconnect to provide truly
reconfigurable systems.
The basic unit of logic on the ispLSI 2032VE device is the
Generic Logic Block (GLB). The GLBs are labeled A0, A1
.. A7 (see Figure 1). There are a total of eight GLBs in the
ispLSI 2032VE device. Each GLB is made up of four
macrocells. Each GLB has 18 inputs, a programmable
AND/OR/Exclusive OR array, and four outputs which can
be configured to be either combinatorial or registered.
Inputs to the GLB come from the GRP and dedicated
inputs. All of the GLB outputs are brought back into the
GRP so that they can be connected to the inputs of any
GLB on the device.
Lead-
Free
Package
Options
Available!
Global Routing Pool
(GRP)
A0
A1
A3
A7
A6
A5
A4
A2
GLB
Logic
Array
DQ
DQ
DQ
DQ
0139Bisp/2000




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
ISPLSI1016E_06In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI3448In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI1032E_06In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI1048E_06In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI1016EA_07In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI1016In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
ISPLSI1016E_02In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
LC4032C3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs 1 2 3 4 5 MoreLattice Semiconductor
LTV-355THybrid substrates that require high density mounting Programmable controllers 1 2 3 4 5 MoreLite-On Technology Corporation
PSD813F1VFlash In-System Programmable ISP Peripherals for 8-bit MCUs 3.3V 1 2 3 4 5 MoreSTMicroelectronics

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl