Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ORSO42G5-2BM484C Datasheet(PDF) 3 Page - Lattice Semiconductor

Part # ORSO42G5-2BM484C
Description  0.6 to 2.7 Gbps SONET Backplane Interface FPSCs
Download  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORSO42G5-2BM484C Datasheet(HTML) 3 Page - Lattice Semiconductor

  ORSO42G5-2BM484C Datasheet HTML 1Page - Lattice Semiconductor ORSO42G5-2BM484C Datasheet HTML 2Page - Lattice Semiconductor ORSO42G5-2BM484C Datasheet HTML 3Page - Lattice Semiconductor ORSO42G5-2BM484C Datasheet HTML 4Page - Lattice Semiconductor ORSO42G5-2BM484C Datasheet HTML 5Page - Lattice Semiconductor ORSO42G5-2BM484C Datasheet HTML 6Page - Lattice Semiconductor ORSO42G5-2BM484C Datasheet HTML 7Page - Lattice Semiconductor ORSO42G5-2BM484C Datasheet HTML 8Page - Lattice Semiconductor ORSO42G5-2BM484C Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 153 page
background image
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
3
Embedded Function Features
• High-speed SERDES programmable serial data rates of 0.6 Gbps to 2.7 Gbps.
• Asynchronous operation per receive channel (separate PLL per channel).
• Transmit pre-emphasis (programmable) for improved receive data eye opening.
• Provides a 10 Gbps backplane interface to switch fabric using four work and, with the ORSO82G5, four protect
2.5 Gbit/s links. Also supports port cards at rates between 0.6 Gbps and 2.7 Gbps.
• Allows wide range of applications for SONET network termination, as well as generic data moving for high-speed
backplane data transfer.
• No knowledge of SONET/SDH needed in generic applications. Simply supply data (75 MHz-168.75 MHz clock)
and at least a single frame pulse.
• High-Speed Interface (HSI) function for clock/data recovery serial backplane data transfer without external
clocks.
• Four- or eight-channel HSI functions provide 2.7 Gbps serial user data interface per channel for a total chip
bandwidth of >10Gbps or >20 Gbps (full duplex).
• SERDES has low-power CML buffers and support for 1.5V/1.8V I/Os.
• SERDES HSI automatically recovers from loss-of-clock once its reference clock returns to normal operating
state.
• Powerdown option of SERDES HSI receiver and/or transmitter on a per-channel basis.
• Ability to mix half-rate and full-rate between the channels with the same reference clock.
• Ability to configure each SERDES block independently with its own reference clock.
• STS-48 framing in SONET mode.
• Programmable enable of SONET scrambler/descrambler, A1/A2 insertion and B1 generation and checking.
• Insertion and checking of link assignment values to facilitate interconnection and debugging of backplanes.
• Optional AIS-L insertion during loss-of-frame.
• Optional RDI-L insertion to indicate remote far-end defects for maintenance capabilities.
• SPE signal marks payload bytes in SONET mode.
• Frame alignment across multiple ORSO42G5 and ORSO82G5 devices for work/protect switching at STS-
768/STM-256 and above rates.
• Supports transparent mode where Transport OverHead (TOH) bytes are user-generated in the FPGA.
• Supports two modes of in-band management and configuration with TOH byte extraction/insertion by the
Embedded core. A1/A2 and B1 insertion can be independently enabled.
– AUTO_SOH where the embedded core inserts the A1/A2 framing bytes, performs the B1 calculation and
inserts the B1 byte. All other bytes are passed through unchanged from the FPGA logic as in transparent
mode.
– AUTO_TOH where all of the overhead bytes are set by the embedded core. Most of the bytes are set to zero.
At the receive side, all of the TOH bytes except those set to a non-zero value can be ignored.
• Optional A1/A2 corruption, B1 byte corruption, and K2 byte corruption for system debug purposes.
• Built-in boundary scan (IEEE ® 1149.1 and 1149.2 JTAG), including the SERDES interface.
• FIFOs align incoming data across all eight channels (ORSO82G5 only), groups of four channels, or groups of
two channels. Optional ability to bypass alignment FIFOs for asynchronous operation between channels is also
provided. (Each channel includes its own recovered clock and frame pulse).


Similar Part No. - ORSO42G5-2BM484C

ManufacturerPart #DatasheetDescription
logo
Littelfuse
ORS LITTELFUSE-ORS Datasheet
424Kb / 2P
   Dedicated - Single Shot
2016 Rev: 1-A-062216
ORS120A150SD LITTELFUSE-ORS120A150SD Datasheet
424Kb / 2P
   Dedicated - Single Shot
2016 Rev: 1-A-062216
ORS230A150SD LITTELFUSE-ORS230A150SD Datasheet
424Kb / 2P
   Dedicated - Single Shot
2016 Rev: 1-A-062216
logo
Lattice Semiconductor
ORSPI4 LATTICE-ORSPI4 Datasheet
1Mb / 263P
   Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-1F1156C LATTICE-ORSPI4-1F1156C Datasheet
1Mb / 263P
   Dual SPI4 Interface and High-Speed SERDES FPSC
More results

Similar Description - ORSO42G5-2BM484C

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
ORT42G5 LATTICE-ORT42G5 Datasheet
1Mb / 119P
   0.6 to 3.7 Gbps XAUI and FC FPSCs
logo
Texas Instruments
TLK1501 TI-TLK1501 Datasheet
407Kb / 26P
[Old version datasheet]   0.6 TO 1.5 GBPS TRANCEIVER
TLK1501 TI1-TLK1501_12 Datasheet
1,004Kb / 32P
[Old version datasheet]   0.6 TO 1.5 GBPS TRANSCEIVER
TLK2711JRZQE TI1-TLK2711JRZQE Datasheet
619Kb / 27P
[Old version datasheet]   1.6 TO 2.7 GBPS TRANSCEIVER
TLK2711IRCP TI-TLK2711IRCP Datasheet
634Kb / 27P
[Old version datasheet]   1.6 TO 2.7 GBPS TRANSCEIVER
TLK2711 TI-TLK2711 Datasheet
309Kb / 22P
[Old version datasheet]   1.6 TO 2.7 GBPS TRANSCEIVER
TLK2711A TI1-TLK2711A Datasheet
1,007Kb / 27P
[Old version datasheet]   1.6 TO 2.7 GBPS TRANSCEIVER
TLK2701 TI-TLK2701 Datasheet
291Kb / 21P
[Old version datasheet]   1.6 TO 2.7 GBPS TRANSCEIVER
TLK4015 TI-TLK4015 Datasheet
350Kb / 24P
[Old version datasheet]   QUAD 0.6 TO 1.5 Gbps TRANSCEIVER
TLK2701 TI1-TLK2701_16 Datasheet
858Kb / 27P
[Old version datasheet]   1.6 TO 2.7 GBPS TRANSCEIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com