Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LC5512MC-5FN208C Datasheet(PDF) 21 Page - Lattice Semiconductor

Part # LC5512MC-5FN208C
Description  3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
Download  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LC5512MC-5FN208C Datasheet(HTML) 21 Page - Lattice Semiconductor

Back Button LC5512MC-5FN208C Datasheet HTML 17Page - Lattice Semiconductor LC5512MC-5FN208C Datasheet HTML 18Page - Lattice Semiconductor LC5512MC-5FN208C Datasheet HTML 19Page - Lattice Semiconductor LC5512MC-5FN208C Datasheet HTML 20Page - Lattice Semiconductor LC5512MC-5FN208C Datasheet HTML 21Page - Lattice Semiconductor LC5512MC-5FN208C Datasheet HTML 22Page - Lattice Semiconductor LC5512MC-5FN208C Datasheet HTML 23Page - Lattice Semiconductor LC5512MC-5FN208C Datasheet HTML 24Page - Lattice Semiconductor LC5512MC-5FN208C Datasheet HTML 25Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 92 page
background image
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
21
sysCONFIG Interface
In addition to being able to program the device through the IEEE 1532 interface a microprocessor style interface
(sysCONFIG interface) allows reconfiguration of the SRAM bits within the device. For more information on the
sysCONFIG capability, please refer to technical note number TN1026, ispXP Configuration Usage Guidelines.
Security Scheme
A programmable security scheme is provided on the ispXPLD 5000MX devices as a deterrent to unauthorized
copying of the array configuration patterns. Once programmed, this bit prevents readback of the programmed pat-
tern by a device programmer, securing proprietary designs from competitors. The security bit also prevents pro-
gramming and verification. The entire device must be erased in order to erase the security bit.
Low Power Consumption
The ispXPLD 5000MX devices use zero power non-volatile cells along with full CMOS design to provide low static
power consumption. The 1.8V core reduces dynamic power consumption compared with devices with higher core
voltages. For information on estimating power consumption, please refer to Lattice technical note number TN1031,
Power Estimation in ispXPLD 5000MX Devices.
Density Migration
The ispXPLD 5000MX family has been designed to ensure that different density devices in the same package have
compatible pin-outs. Furthermore, the architecture ensures a high success rate when performing design migration
from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design tar-
geted for a high-density device to a lower density device. However, the exact details of the final resource utilization
will impact the likely success in each case.
IEEE 1149.1-Compliant Boundary Scan Testability
All ispXPLD 5000MX devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This
allows functional testing of the circuit board on which the device is mounted through a serial scan path that can
access all critical logic notes. Internal boundary scan registers are linked internally, allowing test data to be shifted
in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition,
these devices can be linked into a board-level serial scan path for board-level testing. The test access port has its
own supply voltage and can operate with LVCMOS3.3, 2.5 and 1.8V standards.
sysIO Quick Configuration
To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continu-
ity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os’
physical nature should be minimal so that board test time is minimized. The ispXPLD 5000MX family of devices
allows this by offering the user the ability to quickly configure the physical nature of the sysIO cells. This quick con-
figuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lat-
tice’s ispVM™ System programming software can either perform the quick configuration through the PC parallel
port, or can generate the ATE or test vectors necessary for a third-party test system.


Similar Part No. - LC5512MC-5FN208C

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
LC5512MC-45F256C LATTICE-LC5512MC-45F256C Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC5512MC-45F484C LATTICE-LC5512MC-45F484C Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC5512MC-45Q208C LATTICE-LC5512MC-45Q208C Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC5512MC-75F256C LATTICE-LC5512MC-75F256C Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC5512MC-75F484C LATTICE-LC5512MC-75F484C Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
More results

Similar Description - LC5512MC-5FN208C

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
LC5256MC LATTICE-LC5256MC Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC4512Z LATTICE-LC4512Z Datasheet
851Kb / 91P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4032C LATTICE-LC4032C Datasheet
483Kb / 74P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
ISPMACH4000V LATTICE-ISPMACH4000V Datasheet
451Kb / 99P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
logo
Altera Corporation
EPM7064LI44-15 ALTERA-EPM7064LI44-15 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM3512AQC208-10N ALTERA-EPM3512AQC208-10N Datasheet
715Kb / 46P
   Programmable Logic Device Family
EPM7064STI44-7N ALTERA-EPM7064STI44-7N Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPF8452AQC160-3 ALTERA-EPF8452AQC160-3 Datasheet
957Kb / 62P
   Programmable Logic Device Family
EPM7064STI44-7 ALTERA-EPM7064STI44-7 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM7032LC44-15 ALTERA-EPM7032LC44-15 Datasheet
1Mb / 66P
   Programmable Logic Device Family
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com