Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STPCE1EEBC Datasheet(PDF) 2 Page - STMicroelectronics

Part # STPCE1EEBC
Description  X86 Core General Purpose PC Compatible System - on - Chip
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STPCE1EEBC Datasheet(HTML) 2 Page - STMicroelectronics

  STPCE1EEBC Datasheet HTML 1Page - STMicroelectronics STPCE1EEBC Datasheet HTML 2Page - STMicroelectronics STPCE1EEBC Datasheet HTML 3Page - STMicroelectronics STPCE1EEBC Datasheet HTML 4Page - STMicroelectronics STPCE1EEBC Datasheet HTML 5Page - STMicroelectronics STPCE1EEBC Datasheet HTML 6Page - STMicroelectronics STPCE1EEBC Datasheet HTML 7Page - STMicroelectronics STPCE1EEBC Datasheet HTML 8Page - STMicroelectronics STPCE1EEBC Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 87 page
background image
2/87
Release 1.3 - January 29, 2002
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
s
X86 Processor core
s
Fully static 32-bit 5-stage pipeline, x86
processor fully PC compatible.
s
Can access up to 4GB of external memory.
s
8KByte unified instruction and data cache
with write back and write through capability.
s
Parallel processing integral floating point unit,
with automatic power down.
s
Clock core speeds up to of 100 MHz in x1
clock mode and 133MHz in x2 mode.
s
Fully static design for dynamic clock control.
s
Low power and system management modes.
s
SDRAM Controller
s
64-bit data bus.
s
Up to 100MHz SDRAM clock speed.
s
Supports up to 128 MB system memory.
s
Supports 16-, 64- and 128-Mbit memories.
s
Supports up to 4 memory banks.
s
Supports buffered, non buffered, registered
DIMMs
s
4-line write buffers for CPU to DRAM and PCI
to DRAM cycles.
s
4-line read prefetch buffers for PCI masters.
s
Programmable latency
s
Programmable timing for DRAM parameters.
s
Supports -8, -10, -12, -13, -15 memory parts
s
Supports memory hole between 1MB and
8MB for PCI/ISA busses.
s
PCI Controller
s
Compliant with PCI 2.1 specification.
s
Integrated PCI arbitration interface. Up to 3
masters can connect directly. External logic
allows for greater than 3 masters.
s
Translation of PCI cycles to ISA bus.
s
Translation of ISA master initiated cycle to
PCI.
s
Support for burst read/write from PCI master.
s
0.25X, 0.33X and 0.5X Host clock PCI clock.
s
ISA master/slave
s
Generates the ISA clock from either
14.318MHz oscillator clock or PCI clock
s
Supports programmable extra wait state for
ISA cycles
s
Supports I/O recovery time for back to back
I/O cycles.
s
Fast Gate A20 and Fast reset.
s
Supports the single ROM that C, D, or E.
blocks shares with F block BIOS ROM.
s
Supports flash ROM.
s
Supports ISA hidden refresh.
s
Buffered DMA & ISA master cycles to reduce
bandwidth utilization of the PCI and Host
bus. NSP compliant.
s
16-bit I/O decoding.
s
Local Bus interface
s
Multiplexed with ISA/DMA/Timer functions.
s
High speed, low latency bus.
s
Supports 32-bit Flash burst.
s
16-bit data bus with word steering capability.
s
Separate memory and I/O address spaces.
s
Programmable timing (Host clock granularity)
s
Supports 2 cachable banks of 16MB flash
devices with boot block shadowed to
0x000F0000.
s
2 Programmable Flash/EPROM Chip Select.
s
4 Programmable I/O Chip Select.
s
2-level hardware key protection for Flash boot
block protection.
s
24 bit address bus.
s
EIDE Controller
s
Compatible with EIDE (ATA-2).
s
Backward compatibility with IDE (ATA-1).
s
Supports up to 4 IDE devices
s
Supports PIO and Bus Master IDE
s
Concurrent channel operation (PIO & DMA
modes) - 4 x 32-Bit Buffer FIFO per channel
s
Support for 11.1/16.6 MB/s, I/O Channel
Ready PIO data transfers.
s
Bus Master with scatter/gather capability.
s
Multi-word DMA support for fast IDE drives.
s
Individual drive timing for all four IDE devices.
s
Supports both legacy & native IDE modes.
s
Supports hard drives larger than 528MB.
s
Support for CD-ROM and tape peripherals.
s
Integrated Peripheral Controller
s
2X8237/AT compatible 7-channel DMA
controller.
s
2X8259/AT compatible interrupt Controller.
16 interrupt inputs - ISA and PCI.
s
Three 8254 compatible Timer/Counters.
s
Co-processor error support logic.
s
Supports external RTC.
s
Power Management
s
Four power saving modes: On, Doze,
Standby, Suspend.


Similar Part No. - STPCE1EEBC

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
STPC0310BTC3 STMICROELECTRONICS-STPC0310BTC3 Datasheet
726Kb / 51P
   PC Compatible Embeded Microprocessor
8/2/00
STPC0310BTI3 STMICROELECTRONICS-STPC0310BTI3 Datasheet
726Kb / 51P
   PC Compatible Embeded Microprocessor
8/2/00
STPC0366BTC3 STMICROELECTRONICS-STPC0366BTC3 Datasheet
726Kb / 51P
   PC Compatible Embeded Microprocessor
8/2/00
STPC0366BTI3 STMICROELECTRONICS-STPC0366BTI3 Datasheet
726Kb / 51P
   PC Compatible Embeded Microprocessor
8/2/00
STPC0375BTC3 STMICROELECTRONICS-STPC0375BTC3 Datasheet
726Kb / 51P
   PC Compatible Embeded Microprocessor
8/2/00
More results

Similar Description - STPCE1EEBC

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
STPCCONSUMER-II STMICROELECTRONICS-STPCCONSUMER-II Datasheet
1Mb / 93P
   X86 Core PC Compatible Information Appliance System-on-Chip
January 29, 2002
STPCATLAS STMICROELECTRONICS-STPCATLAS Datasheet
1Mb / 111P
   X86 Core PC Compatible System-on-Chip for Terminals
Issue 1.0 - July 24, 2002
logo
NXP Semiconductors
LH79520 NXP-LH79520 Datasheet
663Kb / 59P
   System-on-Chip
Rev. 01 - 16 July 2007
logo
Sharp Corporation
LH75400 SHARP-LH75400 Datasheet
1Mb / 69P
   System-on-Chip
logo
STMicroelectronics
UM0932 STMICROELECTRONICS-UM0932 Datasheet
689Kb / 43P
   system-on-chip
logo
NXP Semiconductors
LH75401 NXP-LH75401 Datasheet
674Kb / 63P
   System-on-Chip
Rev. 01-16 July 2007
LH79524 NXP-LH79524 Datasheet
979Kb / 64P
   System-on-Chip
Rev. 01-16 July 2007
UJA1079 NXP-UJA1079 Datasheet
332Kb / 45P
   LIN core system basis chip
Rev. 02-27 May 2010
UJA1079A NXP-UJA1079A Datasheet
337Kb / 46P
   LIN core system basis chip
Rev. 2 ??31 January 2011
logo
Cypress Semiconductor
PSOC4200M CYPRESS-PSOC4200M Datasheet
3Mb / 42P
   Programmable System-on-Chip
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com