Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HD74LV1GT126ACME Datasheet(PDF) 3 Page - Renesas Technology Corp

Part # HD74LV1GT126ACME
Description  Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD74LV1GT126ACME Datasheet(HTML) 3 Page - Renesas Technology Corp

  HD74LV1GT126ACME Datasheet HTML 1Page - Renesas Technology Corp HD74LV1GT126ACME Datasheet HTML 2Page - Renesas Technology Corp HD74LV1GT126ACME Datasheet HTML 3Page - Renesas Technology Corp HD74LV1GT126ACME Datasheet HTML 4Page - Renesas Technology Corp HD74LV1GT126ACME Datasheet HTML 5Page - Renesas Technology Corp HD74LV1GT126ACME Datasheet HTML 6Page - Renesas Technology Corp HD74LV1GT126ACME Datasheet HTML 7Page - Renesas Technology Corp HD74LV1GT126ACME Datasheet HTML 8Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
HD74LV1GT126A
REJ03D0124-0900 Rev.9.00, Mar 21, 2008
Page 3 of 7
Pin Arrangement
(Top view)
5
4
VCC
1
2
3
OE
A
GND
Y
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit
Test Conditions
Supply voltage range
VCC
–0.5 to 7.0
V
Input voltage range
*1
VI
–0.5 to 7.0
V
–0.5 to VCC + 0.5
Output : H or L
Output voltage range
*1, 2
VO
–0.5 to 7.0
V
VCC : OFF or Output : Z
Input clamp current
IIK
–20
mA
VI < 0
Output clamp current
IOK
±50
mA
VO < 0 or VO > VCC
Continuous output current
IO
±25
mA
VO = 0 to VCC
Continuous current through
VCC or GND
ICC or IGND
±50
mA
Maximum power dissipation
at Ta = 25°C (in still air)
*3
PT
200
mW
Storage temperature
Tstg
–65 to 150
°C
Notes:
The absolute maximum ratings are values, which must not individually be exceeded, and furthermore no two
of which may be realized at the same time.
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are
observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.
Recommended Operating Conditions
Item
Symbol
Min
Max
Unit
Conditions
Supply voltage range
VCC
3.0
5.5
V
Input voltage range
VI
0
5.5
V
0
VCC
Output voltage range
VO
0
5.5
V
Output : Z
6
VCC = 3.0 to 3.6 V
IOH
12
mA
VCC = 4.5 to 5.5 V
–6
VCC = 3.0 to 3.6 V
Output current
IOL
–12
mA
VCC = 4.5 to 5.5 V
0
100
VCC = 3.0 to 3.6 V
Input transition rise or fall rate
∆t / ∆v
0
20
ns / V
VCC = 4.5 to 5.5 V
Operating free-air temperature
Ta
–40
85
°C
Note:
Unused or floating inputs must be held high or low.


Similar Part No. - HD74LV1GT126ACME

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
HD74LV1GT126ACME RENESAS-HD74LV1GT126ACME Datasheet
149Kb / 10P
   Bus Buffer Gate with 3?뱒tate Output /
More results

Similar Description - HD74LV1GT126ACME

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
HD74LV1GT125A RENESAS-HD74LV1GT125A Datasheet
116Kb / 8P
   Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter
HD74LV2GT125A RENESAS-HD74LV2GT125A Datasheet
92Kb / 9P
   Dual Bus Buffer with 3-state Output / CMOS Logic Level Shifter
HD74LV2GT126A RENESAS-HD74LV2GT126A Datasheet
88Kb / 9P
   Dual Bus Buffer with 3-state Output / CMOS Logic Level Shifter
HD74LV2GT241A RENESAS-HD74LV2GT241A Datasheet
90Kb / 9P
   Dual Bus Buffer Noninverted with 3-state Output / CMOS Logic Level Shifter
HD74LV2GT240A RENESAS-HD74LV2GT240A Datasheet
92Kb / 9P
   Dual Bus Buffer Inverted with 3-state Output / CMOS Logic Level Shifter
HD74LV2GT125A RENESAS-HD74LV2GT125A_15 Datasheet
116Kb / 11P
   Dual Bus Buffer with 3?뱒tate Output / CMOS Logic Level Shifter
HD74LV2GT126A RENESAS-HD74LV2GT126A_15 Datasheet
113Kb / 11P
   Dual Bus Buffer with 3?뱒tate Output / CMOS Logic Level Shifter
logo
Texas Instruments
SN74LV1T125 TI1-SN74LV1T125_18 Datasheet
1Mb / 25P
[Old version datasheet]   Single Power Supply Single Buffer Gate with 3-State Output CMOS Logic Level Shifter
SN74LV1T126 TI1-SN74LV1T126_18 Datasheet
1Mb / 25P
[Old version datasheet]   Single Power Supply Single Buffer Gate with 3-State Output CMOS Logic Level Shifter
SN74LV1T125 TI1-SN74LV1T125 Datasheet
1Mb / 22P
[Old version datasheet]   Single Power Supply Single Buffer Gate with 3-State Output CMOS Logic Level Shifter
More results


Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com