Electronic Components Datasheet Search |
|
M66291GP Datasheet(PDF) 1 Page - Renesas Technology Corp |
|
M66291GP Datasheet(HTML) 1 Page - Renesas Technology Corp |
1 / 126 page M66291GP/HP ASSP (USB2.0 Device Controller) Rev 1.01 2004.11.01 page 1 of 122 REJ03F0125-0101Z Rev1.01 2004.11.01 1 Overview The M66291 is a general purpose USB (Universal Serial Bus) device controller compliant with the USB Specification Revision 2.0 and supports full speed transfer. The USB transceiver circuit is included, and the M66291 meets all transfer types which are defined in the USB specification. The M66291 has FIFO of 3 Kbytes for data transfer and can set 7 endpoints (maximum). Each endpoint can be set programmable of its transfer condition, so can correspond to each device class transfer system of USB. 1.1 Features USB Specification Revision 2.0 compliant Supports Full Speed (12 Mbps) transfer Built-in USB transceiver circuit Built-in oscillation buffer (Supports 6M/12M/24 MHz of oscillator) and PLL at 48 MHz Supports Vbus direct connection (5 V withstand voltage input), D+ pin pullup output Supports all transfer type which is defined in the USB specification.(Control transfer / Bulk transfer / Interrupt transfer / Isochronous transfer) Low power consumption operation (Average 15 mA at operation) Robust against signal distortion on USB transfer line due to SIE/DPLL(Digital Phase Lock Loop) of the original design Easy making enumeration program and timing design because hardware manages the device state / control transfer state (transition timing) Reduction of CPU load due to continuous transmit/receive mode (the mode for buffering several transaction data into FIFO) This enables high performance and throughput improvement. Up to 7 endpoints (EP0 to EP6) selectable Data transfer condition selectable for each endpoint (EP1 to EP6) Compatible to various applications (device class) • Data transfer type (Bulk transfer / Isochronous transfer / Interrupt transfer) • Transfer direction (IN, OUT) • Packet size Built-in FIFO buffer (3 Kbytes) for endpoints Buffering conditions of FIFO memory settable per endpoint (EP1 to EP6) • FIFO buffer size (up to 1Kbyte) • Presence/Absence of double buffer configuration (setting of buffer size x 2) Four pieces of configurable FIFO ports • Endpoint number allocation • Access method switching (CPU, DMAC) • Bit width (8-bit / 16-bit) • Endian switching ”Interrupt queuing function” that eliminates the need of complicated factor analysis Connectable to various CPU/DMAC • Bus width(8-bit / 16-bit) • Interface voltage(2.7V to 5.5V) • Interrupt signal and DMA control signal polarities settable • Supports multi-word DMA (burst) FIFO access cycle of maximum 24 Mbytes/sec Applications Support all PC peripheral built-in USB |
Similar Part No. - M66291GP |
|
Similar Description - M66291GP |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |