Electronic Components Datasheet Search |
|
TLK3131 Datasheet(PDF) 4 Page - Texas Instruments |
|
|
TLK3131 Datasheet(HTML) 4 Page - Texas Instruments |
4 / 101 page TLK3131 Single Channel Multi-Rate Transceiver SLLS957 – DECEMBER 2008 www.ti.com List of Figures 1-1 System Block Diagram – PCS ................................................................................................... 10 1-2 Block Diagram – TLK3131 Clocking Architecture ............................................................................. 11 2-1 Single 10-Bit SERDES Application ............................................................................................. 13 2-2 1000Base-X – Remote (Serial) Loopback Application ....................................................................... 13 2-3 1000Base-X – Local (Parallel ) Loopback Application ....................................................................... 13 2-4 TLK3131 Block Diagram ......................................................................................................... 14 2-5 Detailed 1000Base-X Core Block Diagram .................................................................................... 14 2-6 Block Diagram of SERDES Core ............................................................................................... 15 2-7 RGMII – Individual Channel Byte Ordering – Channel 0 Example ......................................................... 17 2-8 RTBI – Individual Channel Byte Ordering – Channel 0 Example ........................................................... 18 2-9 TBI – Individual Channel Byte Ordering – Channel 0 Example ............................................................. 19 2-10 GMII – Individual Channel Byte Ordering – Channel 0 Example ........................................................... 20 2-11 EBI – Individual Channel Byte Ordering – Channel 0 Example ............................................................. 21 2-12 REBI – Individual Channel Byte Ordering – Channel 0 Example ........................................................... 22 2-13 NBI – Individual Channel Byte Ordering – Channel 0 Example ............................................................ 23 2-14 RNBI – Individual Channel Byte Ordering – Channel 0 Example .......................................................... 24 2-15 TBID – Individual Channel Byte Ordering – Channel 0 Example ........................................................... 25 2-16 NBID – Individual Channel Byte Ordering – Channel 0 Example .......................................................... 26 2-17 Receive Interface Timing – Source Centered/Aligned ....................................................................... 27 2-18 Transmit Interface Timing ........................................................................................................ 28 2-19 Example High Speed I/O AC Coupled Mode .................................................................................. 29 2-20 Output Differential Voltage With 1-Tap FIR De-emphasis ................................................................... 29 2-21 CL22 – Management Interface Read Timing (1) ................................................................................ 31 2-22 CL22 - Management Interface Write Timing ................................................................................... 31 2-23 CL22 – Indirect Address Method – Address Write ............................................................................ 31 2-24 CL22 – Indirect Address Method – Data Write ................................................................................ 32 2-25 CL22 – Indirect Address Method – Address Write ............................................................................ 32 2-26 CL22 – Indirect Address Method – Data Read (1) ............................................................................. 32 3-1 Device Pinout Diagram – (Top View) ........................................................................................... 65 4-1 Transmit Output Waveform Parameter Definitions ........................................................................... 70 4-2 Transmit Template ................................................................................................................ 70 4-3 Receive Template ................................................................................................................. 71 4-4 Input Jitter .......................................................................................................................... 71 4-5 HSTL (DDR Timing Mode Only) Source Centered Output Timing Requirements ........................................ 73 4-6 HSTL (DDR Timing Mode Only) Source Aligned Output Timing Requirements .......................................... 73 4-7 HSTL (SDR Timing Mode Only) Rising Edge Aligned Output Timing Requirements .................................... 74 4-8 HSTL (SDR Timing Mode Only) Falling Edge Aligned Output Timing Requirements .................................... 74 4-9 HSTL (DDR Timing Mode Only) Source Centered Data Input Timing Requirements ................................... 75 4-10 HSTL (DDR Timing Mode Only) Source Aligned Data Input Timing Requirements ..................................... 75 List of Figures 4 Submit Documentation Feedback |
Similar Part No. - TLK3131 |
|
Similar Description - TLK3131 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |