Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

A32140XLV-CQC Datasheet(PDF) 9 Page - Actel Corporation

Part # A32140XLV-CQC
Description  Integrator Series FPGAs: 1200XL and 3200DX Families
Download  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

A32140XLV-CQC Datasheet(HTML) 9 Page - Actel Corporation

Back Button A32140XLV-CQC Datasheet HTML 5Page - Actel Corporation A32140XLV-CQC Datasheet HTML 6Page - Actel Corporation A32140XLV-CQC Datasheet HTML 7Page - Actel Corporation A32140XLV-CQC Datasheet HTML 8Page - Actel Corporation A32140XLV-CQC Datasheet HTML 9Page - Actel Corporation A32140XLV-CQC Datasheet HTML 10Page - Actel Corporation A32140XLV-CQC Datasheet HTML 11Page - Actel Corporation A32140XLV-CQC Datasheet HTML 12Page - Actel Corporation A32140XLV-CQC Datasheet HTML 13Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 84 page
background image
Discontinued – v3.0
9
Integrato r Se ries F P G A s: 1200 XL and 320 0DX Fam ilies
programming algorithms. The structure is highly testable
because there are no pre-existing connections; therefore,
temporary connections can be made using pass transistors.
These temporary connections can isolate individual
antifuses to be programmed and individual circuit
structures to be tested, which can be done before and after
programming. For example, all metal tracks can be tested
for continuity and shorts between adjacent tracks, and the
functionality of all logic modules can be verified.
Cl oc k Ne tw ork s
Two low-skew, high-fanout clock distribution networks are
provided in each 3200DX device. These networks are
referred to as CLK0 and CLK1. Each network has a clock
module (CLKMOD) that selects the source of the clock
signal and may be driven as follows:
1.
Externally from the CLKA pad
2.
Externally from the CLKB pad
3.
Internally from the CLKINA input
4.
Internally from the CLKINB input
The clock modules are located in the top row of I/O
modules. Clock drivers and a dedicated horizontal clock
track are located in each horizontal routing channel.
The user controls the clock module by selecting one of two
clock macros from the macro library. The macro CLKBUF is
used to connect one of the two external clock pins to a clock
network, and the macro CLKINT is used to connect an
internally-generated clock signal to a clock network. Since
both clock networks are identical, the user does not care
whether CLK0 or CLK1 is being used. The clock input pads
may also be used as normal I/Os, bypassing the clock
networks (see Figure 7).
Figure 7 • Clock Networks
CLKB
CLKA
From
Pads
Clock
Drivers
CLKMOD
CLKINB
CLKINA
S0
S1
Internal
Signal
CLKO(17)
CLKO(16)
CLKO(15)
CLKO(2)
CLKO(1)
Clock Tracks
The 3200DX devices which contain SRAM modules (all
except A3265DX and A32140DX) have four additional
register control resources, called quadrant clock networks
(Figure 8 on page 10). Each quadrant clock provides a local,
high-fanout resource to the contiguous logic modules within
its quadrant of the device. Quadrant clock signals can
originate from specific I/O pins or from the internal array
and can be used as a secondary register clock, register
clear, or output enable.
Test Circuitr y
All devices contain Actel’s ActionProbe test circuitry which
test and debug a design once it is programmed into a device.
Once a device has been programmed, the ActionProbe test
circuitry allows the designer to probe any internal node
during device operation to aid in debugging a design. In
addition, 3200DX devices contain IEEE Standard 1149.1
boundary scan test circuitry.
IEEE Standard 1149.1 Boundary Scan Testing (BST)
IEEE Standard 1149.1 defines a four-pin Test Access Port
(TAP) interface for testing integrated circuits in a system.
The 3200DX family provides five BST pins: Test Data In
(TDI), Test Data Out (TDO), Test Clock (TCK), and Test
Mode Select Test Reset (TRST) (3200DX24A only). Devices
are configured in a test “chain” where BST data can be
transmitted serially between devices via TDO-to-TDI
interconnections. The TMS and TCK signals are shared
among all devices in the test chain so that all components
operate in the same state.
The 3200DX family implements a subset of the IEEE
Standard 1149.1 BST instruction in addition to a private
instruction, which allows the use of Actel’s ActionProbe
facility with BST. Refer to the IEEE Standard 1149.1
specification for detailed information regarding BST.
Boundary Scan Circuitry
The 3200DX boundary scan circuitry consists of a Test
Access Port (TAP) controller, test instruction register, a
JPROBE register, a bypass register, and a boundary scan
register. Figure 9 on page 10 shows a block diagram of the
3200DX boundary scan circuitry.
When a device is operating in BST mode, four I/O pins are
used for the TDI, TDO, TMS, and TCK signals. An active
reset (nTRST) pin is not supported; however, the 3200DX
device contain power-on circuitry that resets the boundary
scan
circuitry
upon
power-up.
Table 1
on
page 11
summarizes the functions of the IEEE 1149.1 BST signals.


Similar Part No. - A32140XLV-CQC

ManufacturerPart #DatasheetDescription
logo
Allegro MicroSystems
A3214 ALLEGRO-A3214 Datasheet
654Kb / 11P
   Micropower Ultra-Sensitive Hall-Effect Switches
logo
DB Lectro Inc
A3214CAB1 DBLECTRO-A3214CAB1 Datasheet
328Kb / 1P
   HALF PITCH IDC SOCKET
A3214CAD1 DBLECTRO-A3214CAD1 Datasheet
328Kb / 1P
   HALF PITCH IDC SOCKET
A3214CGB1 DBLECTRO-A3214CGB1 Datasheet
328Kb / 1P
   HALF PITCH IDC SOCKET
A3214CGD1 DBLECTRO-A3214CGD1 Datasheet
328Kb / 1P
   HALF PITCH IDC SOCKET
More results

Similar Description - A32140XLV-CQC

ManufacturerPart #DatasheetDescription
logo
Fuji Electric
EDS10-12E FUJI-EDS10-12E Datasheet
63Kb / 4P
   FC SERIES INTEGRATOR
EDS10-13D FUJI-EDS10-13D Datasheet
71Kb / 2P
   FC SERIES PULSE INTEGRATOR
EDS10-17E FUJI-EDS10-17E Datasheet
131Kb / 8P
   FC SERIES ELECTRONIC INTEGRATOR
logo
List of Unclassifed Man...
A40MX02 ETC1-A40MX02 Datasheet
854Kb / 123P
   40MX and 42MX FPGA Families
logo
Microsemi Corporation
A42MX24-2PQ160 MICROSEMI-A42MX24-2PQ160 Datasheet
7Mb / 143P
   40MX and 42MX FPGA Families
A40MX04-PL44I MICROSEMI-A40MX04-PL44I Datasheet
7Mb / 143P
   40MX and 42MX FPGA Families
A40MX02-PL44 MICROSEMI-A40MX02-PL44 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
A40MX04-PLG44 MICROSEMI-A40MX04-PLG44 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
logo
Actel Corporation
A42MX16-1PQ100ES ACTEL-A42MX16-1PQ100ES Datasheet
908Kb / 123P
   40MX and 42MX FPGA Families
logo
Microsemi Corporation
A42MX24-PQ208I MICROSEMI-A42MX24-PQ208I Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com