Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP1SGX40G Datasheet(PDF) 23 Page - Altera Corporation

Part # EP1SGX40G
Description  StratixGX FPGA Family
Download  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1SGX40G Datasheet(HTML) 23 Page - Altera Corporation

Back Button EP1SGX40G Datasheet HTML 19Page - Altera Corporation EP1SGX40G Datasheet HTML 20Page - Altera Corporation EP1SGX40G Datasheet HTML 21Page - Altera Corporation EP1SGX40G Datasheet HTML 22Page - Altera Corporation EP1SGX40G Datasheet HTML 23Page - Altera Corporation EP1SGX40G Datasheet HTML 24Page - Altera Corporation EP1SGX40G Datasheet HTML 25Page - Altera Corporation EP1SGX40G Datasheet HTML 26Page - Altera Corporation EP1SGX40G Datasheet HTML 27Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 262 page
background image
Altera Corporation
23
Preliminary
Transceiver Blocks
Table 10 lists the adjustable parameters of the receiver PLL and CRU. All
the parameters listed are statically programmable in the Quartus II
software.
The CRU has a built-in switchover circuit to select whether the
voltage-controlled oscillator of the PLL is trained by the reference clock or
the data. The optional port rx_freqlocked can be used to monitor
when the CRU is in locked to data mode.
In the automatic mode, the following conditions must be met for the CRU
to switch from locked to reference to locked to data mode:
The CRU PLL is within the prescribed PPM frequency threshold
setting (125 PPM, 250 PPM, 500 PPM, 1,000 PPM) of the CRU
reference clock.
The reference clock and CRU PLL output are phase matched (phases
are within .08 UI).
The automatic switchover circuit can be overridden by using the optional
ports rx_lockedtorefclk and rx_locktodata. Table 11 shows the
possible combinations of these two signals.
If the rx_lockedtorefclk and rx_locktodata ports are not used,
the default is auto mode.
Table 10. Receiver PLL & CRU Adjustable Parameters
Parameter
Specifications
Input reference frequency range
25 MHz to 650 MHz
Data rate support
500 Mbps to 3.1875 Gbps
Multiplication factor (W)
2, 4, 5, 8, 10, 16, or 20 (1)
PPM detector
125, 250, 500, 1,000
Bandwidth
Low, medium, high
Run length detector
10-bit or 20-bit mode: 5 to 160 in steps of
5
8-bit or 16-bit mode: 4 to 128 in steps of 4
Note to Table 10:
(1)
Multiplication factors 2, 4, and 5 can only be achieved with the use of the pre-
divider on the REFCLKB port or if the CRU is trained with the low speed clock
from the transmitter PLL.


Similar Part No. - EP1SGX40G

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1SGX40 ALTERA-EP1SGX40 Datasheet
456Kb / 34P
   1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EP1SGX40 ALTERA-EP1SGX40 Datasheet
2Mb / 182P
   Package Information Datasheet for Mature Altera Devices
EP1SGX40 ALTERA-EP1SGX40 Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EP1SGX40 ALTERA-EP1SGX40 Datasheet
621Kb / 36P
   This datasheet describes enhanced configuration (EPC) devices
EP1SGX40 ALTERA-EP1SGX40 Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
More results

Similar Description - EP1SGX40G

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1C20F400 ALTERA-EP1C20F400 Datasheet
1Mb / 94P
   Cyclone FPGA Family
EP1C20F ALTERA-EP1C20F Datasheet
1Mb / 106P
   Cyclone FPGA Family
logo
Xilinx, Inc
XC3S50 XILINX-XC3S50_08 Datasheet
5Mb / 216P
   Spartan-3 FPGA Family
XC3S50 XILINX-XC3S50_05 Datasheet
1Mb / 198P
   Spartan-3 FPGA Family
XC3S50A-4TQG144C XILINX-XC3S50A-4TQG144C Datasheet
5Mb / 132P
   Spartan-3A FPGA Family
XC3S200A-4FTG256I XILINX-XC3S200A-4FTG256I Datasheet
5Mb / 132P
   Spartan-3A FPGA Family
DS001 XILINX-DS001 Datasheet
1,015Kb / 99P
   Spartan-II FPGA Family
logo
Altera Corporation
EP4CE115F29I7N ALTERA-EP4CE115F29I7N Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family
EP1C3 ALTERA-EP1C3 Datasheet
1Mb / 104P
   Cyclone FPGA Family Data Sheet
EP4CE6E22I7N ALTERA-EP4CE6E22I7N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com