Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN74LVC112ANSRE4 Datasheet(PDF) 4 Page - Texas Instruments

Part # SN74LVC112ANSRE4
Description  DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN74LVC112ANSRE4 Datasheet(HTML) 4 Page - Texas Instruments

  SN74LVC112ANSRE4 Datasheet HTML 1Page - Texas Instruments SN74LVC112ANSRE4 Datasheet HTML 2Page - Texas Instruments SN74LVC112ANSRE4 Datasheet HTML 3Page - Texas Instruments SN74LVC112ANSRE4 Datasheet HTML 4Page - Texas Instruments SN74LVC112ANSRE4 Datasheet HTML 5Page - Texas Instruments SN74LVC112ANSRE4 Datasheet HTML 6Page - Texas Instruments SN74LVC112ANSRE4 Datasheet HTML 7Page - Texas Instruments SN74LVC112ANSRE4 Datasheet HTML 8Page - Texas Instruments SN74LVC112ANSRE4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
www.ti.com
Electrical Characteristics
Timing Requirements
Switching Characteristics
Operating Characteristics
SN74LVC112A
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET
SCAS289L – JANUARY 1993 – REVISED AUGUST 2005
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN TYP(1)
MAX
UNIT
IOH = –100 µA
1.65 V to 3.6 V
VCC – 0.2
IOH = –4 mA
1.65 V
1.2
IOH = –8 mA
2.3 V
1.7
VOH
V
2.7 V
2.2
IOH = –12 mA
3 V
2.4
IOH = –24 mA
3 V
2.2
IOL = 100 µA
1.65 V to 3.6 V
0.2
IOL = 4 mA
1.65 V
0.45
VOL
IOL = 8 mA
2.3 V
0.7
V
IOL = 12 mA
2.7 V
0.4
IOL = 24 mA
3 V
0.55
II
VI = 5.5 V or GND
3.6 V
±5
µA
ICC
VI = VCC or GND,
IO = 0
3.6 V
10
µA
∆I
CC
One input at VCC – 0.6 V,
Other inputs at VCC or GND
2.7 V to 3.6 V
500
µA
Ci
VI = VCC or GND
3.3 V
4.5
pF
(1)
All typical values are at VCC = 3.3 V, TA = 25°C.
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)
VCC = 1.8 V
VCC = 2.5 V
VCC = 3.3 V
VCC = 2.7 V
± 0.15 V
± 0.2 V
± 0.3 V
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
fclock
Clock frequency
(1)
(1)
150
150
MHz
tw
Pulse duration, CLK high or low
(1)
(1)
3.3
3.3
ns
Data before CLK
(1)
(1)
3.1
2.3
tsu
Setup time
ns
PRE or CLR inactive
(1)
(1)
2.4
1.1
th
Hold time, data after CLK
(1)
(1)
2.5
0.7
ns
(1)
This information was not available at the time of publication.
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)
VCC = 1.8 V
VCC = 2.5 V
VCC = 2.7 V
VCC = 3.3 V ± 0.3 V
FROM
TO
± 0.15 V
± 0.2 V
PARAMETER
UNIT
(INPUT)
(OUTPUT)
MIN
MAX
MIN
MAX
MIN
MAX
MIN
TYP
MAX
fmax
(1)
(1)
150
150
MHz
CLR or PRE
(1)
(1)
(1)
(1)
5.5
1
3.4
4.8
tpd
Q or Q
ns
CLK
(1)
(1)
(1)
(1)
7.1
1
3.5
5.9
(1)
This information was not available at the time of publication.
T
A = 25°C
VCC = 1.8 V
VCC = 2.5 V
VCC = 3.3 V
PARAMETER
TEST CONDITIONS
UNIT
TYP
TYP
TYP
Cpd
Power dissipation capacitance
f = 10 MHz
(1)
(1)
24
pF
(1)
This information was not available at the time of publication.
4


Similar Part No. - SN74LVC112ANSRE4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74LVC112ANSR TI1-SN74LVC112ANSR Datasheet
990Kb / 24P
[Old version datasheet]   SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset
More results

Similar Description - SN74LVC112ANSRE4

ManufacturerPart #DatasheetDescription
logo
Potato Semiconductor Co...
PO74G112A POTATO-PO74G112A Datasheet
584Kb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
PO74G112A POTATO-PO74G112A_14 Datasheet
1Mb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET
logo
Texas Instruments
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74F112 TI-SN74F112 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
74ACT11112 TI1-74ACT11112_11 Datasheet
214Kb / 8P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI1-SN74LVC112A_15 Datasheet
990Kb / 24P
[Old version datasheet]   SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT112 TI-CD54ACT112_08 Datasheet
546Kb / 13P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Renesas Technology Corp
HD74LS112 RENESAS-HD74LS112 Datasheet
291Kb / 11P
   Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
Jul.13.2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com