Electronic Components Datasheet Search |
|
ASM3I2508AF-08SR Datasheet(PDF) 3 Page - PulseCore Semiconductor |
|
ASM3I2508AF-08SR Datasheet(HTML) 3 Page - PulseCore Semiconductor |
3 / 9 page Peak EMI Reducing Solution 3 of 9 February 2007 ASM3P2508A rev 1.4 Notice: The information in this document is subject to change without notice. DC Electrical Characteristics (Test Condition : All the parameters are measured at room temperature (25°C) , unless otherwise stated) Parameter Symbol Conditions / Description Min Typ Max Unit Overall Supply Current, Dynamic Icc VDD =3.3V, FCLK =14.31818MHz, CL=15pF 40 49 60 mA Supply Current, Static IDD VDD = 3.3V, Software Power Down* 27 35 43 mA All input pins High-Level Input Voltage VIH VDD=3.3V 2.0 - VDD+0.3 V Low-Level Input Voltage VIL VDD=3.3V VSS-0.3 - 0.8 V High-Level Input Current IIH -1 - 1 µ A Low-Level Input Current (pull-up) IIL -20 -36 -80 µ A Clock Outputs (FOUT1CLK, FOUT2CLK) High-Level Output Voltage VOH VDD= 3.3V, IOH = 20mA 2.5 - 3.3 V Low-Level Output Voltage VOL VDD= 3.3V, IOL = 20mA 0 - 0.4 V ZOH VO=0.5VDD; output driving high - 29 - Output Impedance ZOL Vo=0.5VDD; output driving low - 27 - Ω * FOUT1CLK (120MHz) is functional and not loaded AC Electrical Characteristics Parameter Symbol Conditions/ Description Min Typ Max Unit FOUT1CLK 640 680 750 Rise Time tr VO = 0.8V to 2.0V; CL = 15pF FOUT2CLK 440 480 600 pS FOUT1CLK 660 720 800 Fall Time tf VO = 2.0V to 0.8V; CL = 15pF FOUT2CLK 460 520 570 pS Clock Duty Cycle tD Ratio of pulse width (as measured from rising edge to next falling edge at 2.5V) to one clock period 45 - 55 % Output Frequency =120MHz - ±2.73 - Frequency Deviation fD Output Frequency =72MHz /48 MHz - ±1.78 - % On rising edges 500 uS apart at 2.5 V relative to an ideal clock, PLL B inactive * - 45 - Jitter, Long Term Tj (LT) On rising edges 500 uS apart at 2.5 V relative to an ideal clock, PLL B active * - 165 - pS From rising edge to next rising edge at 2.5 V, PLL B inactive * - 110 - Jitter, peak to peak Tj (∆T) From rising edge to next rising edge at 2.5 V, PLL B active * - 390 - pS Clock Stabilization Time tSTB Output active from power up, RUN Mode via Software Power Down - 125 - µS * CL = 15 pF, Fxin = 14.31818MHz |
Similar Part No. - ASM3I2508AF-08SR |
|
Similar Description - ASM3I2508AF-08SR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |