Electronic Components Datasheet Search |
|
TSB41LV02APAP Datasheet(PDF) 9 Page - Texas Instruments |
|
TSB41LV02APAP Datasheet(HTML) 9 Page - Texas Instruments |
9 / 50 page TSB41LV02A IEEE 1394a TWO PORT CABLE TRANSCEIVER/ARBITER SLLS400A – JANUARY 2000 – REVISED MAY 2000 9 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 Terminal Functions (Continued) TERMINAL TYPE I/O DESCRIPTION NAME NO. TYPE I/O DESCRIPTION TPB0+ TPB1+ 35 44 Cable I/O Twisted-pair cable B differential signal pins. Board traces from each pair of positive and negative differential signal pins should be kept matched and as short as possible to the external load resistors TPB0– TPB1– 34 43 Cable I/O differential signal pins should be kept matched and as short as possible to the external load resistors and to the cable connector. TPBIAS0 TPBIAS1 38 47 Cable I/O Twisted-pair bias output. This provides the 1.86 V nominal bias voltage needed for proper operation of the twisted-pair cable drivers and receivers, and for signaling to the remote nodes that there is an active cable connection. Each of these pins, except for an unused port, must be decoupled with a 1 µF capacitor to ground. For the unused port, this pin can be left unconnected. XI XO 59 60 Crystal Crystal oscillator inputs. These pins connect to a 24.576 MHz parallel resonant fundamental mode crystal. The optimum values for the external shunt capacitors are dependent on the specifications of the crystal used (see crystal selection in the APPLICATIONS INFORMATION section). VDD_5V 16 Supply 5-V VDD pin. This pin should be connected to the LLC VDD supply when a 5-V LLC is used, and should be connected to the PHY DVDD when a 3-V LLC is used. A combination of high frequency decoupling capacitors near this pin is suggested, such as paralleled 0.1 µF and 0.001 µF. When this pin is tied to a 5-V supply, all pin bus holders are disabled, regardless of the state of the ISO pin. When this pin is tied to a 3-V supply, bus holders are enabled when the ISO pin is high. absolute maximum ratings over operating free-air temperature (unless otherwise noted)† Supply voltage range, VDD (see Note 1) –0.3 V to 4 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input voltage range, VI –0.5 V to VDD+0.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-V tolerant I/O supply voltage range, VDD-5V –0.3 V to 5.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-V tolerant input voltage range, VI-5V –0.5 V to VDD-5V+0.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output voltage range at any output, VO –0.5 V to VDD+0.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Electrostatic discharge (see Note 2) HBM:4 kV, MM:200 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Continuous total power dissipation See Dissipation Rating Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Operating free air temperature, TA 0 °C to 70°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Storage temperature range, Tstg –65 °C to 150°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260 °C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground. 2. HBM is Human body model, MM is machine model. DISSIPATION RATING TABLE PACKAGE TA ≤ 25°C POWER RATING DERATING FACTOR‡ ABOVE TA = 25°C TA = 70°C POWER RATING PAP§ 3.98 W 39.8 mW/ °C 2.19 W PAP¶ 1.76 W 17.6 mW/ °C 0.97 W PAP# 1.62 W 16.2 mW/ °C 0.89 W ‡ This is the inverse of the traditional junction-to-ambient thermal resistance (RθJA). § 1 oz. trace and copper pad with solder ¶ 1 oz. trace and copper pad without solder # Standard JEDEC High-K board. For more information, refer to TI application note PowerPAD Thermally Enhanced Package, TI literature number SLMA002. |
Similar Part No. - TSB41LV02APAP |
|
Similar Description - TSB41LV02APAP |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |