3

2/20/01

SPT9689

50%

50%

50%

t

t

t

t

Differential

Input Voltage

Output Q

Output Q

pdL

pdH

pLOL

pLOH

Latch Enable

Latch Enable

TEST LEVEL CODES

All electrical characteristics are subject to the

following conditions:

All parameters having min/max specifications

are guaranteed. The Test Level column indi-

cates the specific device testing actually per-

formed during production and Quality Assur-

ance inspection. Any blank section in the data

column indicates that the specification is not

tested at the specified condition.

LEVEL

TEST PROCEDURE

I

100% production tested at the specified temperature.

II

specified temperatures.

III

QA sample tested only at the specified temperatures.

IV

Parameter is guaranteed (but not tested) by design and characteri-

zation data.

V

Parameter is a typical value for information purposes only.

VI

over specified temperature range.

TIMING INFORMATION

The timing diagram for the comparator is shown in figure

1. If LE is high and LE low in the SPT9689, the comparator

tracks the input difference voltage. When LE is driven low

and LE high, the comparator outputs are latched into their

existing logic states.

The leading edge of the input signal (which consists of a

20 mV overdrive voltage) changes the comparator output

output ignores the input status until the latch is strobed

strobe operation, and the output transitions occur after a

The set-up and hold times are a measure of the time

required for an input signal to propagate through the first

stage of the comparator to reach the latching circuitry.

Figure 1 – Timing Diagram