Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LAN9311i Datasheet(PDF) 5 Page - SMSC Corporation

Part # LAN9311i
Description  Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Download  459 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9311i Datasheet(HTML) 5 Page - SMSC Corporation

  LAN9311i Datasheet HTML 1Page - SMSC Corporation LAN9311i Datasheet HTML 2Page - SMSC Corporation LAN9311i Datasheet HTML 3Page - SMSC Corporation LAN9311i Datasheet HTML 4Page - SMSC Corporation LAN9311i Datasheet HTML 5Page - SMSC Corporation LAN9311i Datasheet HTML 6Page - SMSC Corporation LAN9311i Datasheet HTML 7Page - SMSC Corporation LAN9311i Datasheet HTML 8Page - SMSC Corporation LAN9311i Datasheet HTML 9Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 459 page
background image
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9311/LAN9311i
5
Revision 1.6 (08-18-09)
DATASHEET
7.2.1.6
100M Phase Lock Loop (PLL) ........................................................................................................................................................................ 86
7.2.2
100BASE-TX Receive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
7.2.2.1
A/D Converter ................................................................................................................................................................................................. 87
7.2.2.2
DSP: Equalizer, BLW Correction and Clock/Data Recovery .......................................................................................................................... 87
7.2.2.3
NRZI and MLT-3 Decoding ............................................................................................................................................................................. 88
7.2.2.4
Descrambler and SIPO ................................................................................................................................................................................... 88
7.2.2.5
5B/4B Decoding .............................................................................................................................................................................................. 88
7.2.2.6
Receiver Errors ............................................................................................................................................................................................... 88
7.2.2.7
MII MAC Interface ........................................................................................................................................................................................... 88
7.2.3
10BASE-T Transmit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89
7.2.3.1
MII MAC Interface ........................................................................................................................................................................................... 89
7.2.3.2
10M TX Driver and PLL .................................................................................................................................................................................. 89
7.2.4
10BASE-T Receive. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89
7.2.4.1
Filter and Squelch ........................................................................................................................................................................................... 89
7.2.4.2
10M RX and PLL............................................................................................................................................................................................. 89
7.2.4.3
MII MAC Interface ........................................................................................................................................................................................... 90
7.2.4.4
Jabber Detection............................................................................................................................................................................................. 90
7.2.5
PHY Auto-negotiation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
7.2.5.1
PHY Pause Flow Control ................................................................................................................................................................................ 92
7.2.5.2
Parallel Detection............................................................................................................................................................................................ 92
7.2.5.3
Restarting Auto-Negotiation............................................................................................................................................................................ 92
7.2.5.4
Disabling Auto-Negotiation ............................................................................................................................................................................. 92
7.2.5.5
Half Vs. Full-Duplex ........................................................................................................................................................................................ 93
7.2.6
HP Auto-MDIX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
7.2.7
MII MAC Interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
7.2.8
PHY Management Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
7.2.8.1
PHY Interrupts ................................................................................................................................................................................................ 94
7.2.9
PHY Power-Down Modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
7.2.9.1
PHY General Power-Down ............................................................................................................................................................................. 95
7.2.9.2
PHY Energy Detect Power-Down ................................................................................................................................................................... 95
7.2.10 PHY Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
7.2.10.1
PHY Software Reset via RESET_CTL............................................................................................................................................................ 95
7.2.10.2
PHY Software Reset via PHY_BASIC_CTRL_x ............................................................................................................................................. 96
7.2.10.3
PHY Power-Down Reset................................................................................................................................................................................. 96
7.2.11 LEDs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
7.2.12 Required Ethernet Magnetics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
7.3
Virtual PHY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
7.3.1
Virtual PHY Auto-Negotiation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
7.3.1.1
Parallel Detection............................................................................................................................................................................................ 97
7.3.1.2
Disabling Auto-Negotiation ............................................................................................................................................................................. 97
7.3.1.3
Virtual PHY Pause Flow Control ..................................................................................................................................................................... 98
7.3.2
Virtual PHY Resets. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
7.3.2.1
Virtual PHY Software Reset via RESET_CTL ................................................................................................................................................ 98
7.3.2.2
Virtual PHY Software Reset via VPHY_BASIC_CTRL ................................................................................................................................... 98
7.3.2.3
Virtual PHY Software Reset via PMT_CTRL .................................................................................................................................................. 98
Chapter 8 Host Bus Interface (HBI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
8.1
Functional Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
8.2
Host Memory Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
8.3
Host Data Bus. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
8.3.1
16-Bit Bus Writes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
8.3.2
16-Bit Bus Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
8.4
Host Endianess. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
8.5
Host Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
8.5.1
Special Situations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
8.5.1.1
Reset Ending During a Read Cycle .............................................................................................................................................................. 102
8.5.1.2
Reset Ending Between Halves of a 16-Bit Read Pair ................................................................................................................................... 102
8.5.1.3
Writes Following a Reset .............................................................................................................................................................................. 102
8.5.2
Special Restrictions on Back-to Back Write-Read Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
8.5.3
Special Restrictions on Back-to-Back Read Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
8.5.4
PIO Reads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
8.5.5
PIO Burst Reads. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
8.5.6
RX Data FIFO Direct PIO Reads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
8.5.7
RX Data FIFO Direct PIO Burst Reads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
8.5.8
PIO Writes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
8.5.9
TX Data FIFO Direct PIO Writes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112


Similar Part No. - LAN9311i

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
LAN9312 SMSC-LAN9312 Datasheet
4Mb / 458P
   High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
logo
Microchip Technology
LAN9312-NZW MICROCHIP-LAN9312-NZW Datasheet
3Mb / 460P
   High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
Revision 2.0 (02-14-13)
logo
SMSC Corporation
LAN9313 SMSC-LAN9313 Datasheet
4Mb / 398P
   Three Port 10/100 Managed Ethernet Switch with MII
logo
Microchip Technology
LAN9313 MICROCHIP-LAN9313 Datasheet
312Kb / 9P
   Three Port 10/100 Managed Ethernet Switch with MII
Revision 1.9 03-13-12
logo
SMSC Corporation
LAN9313I SMSC-LAN9313I Datasheet
4Mb / 398P
   Three Port 10/100 Managed Ethernet Switch with MII
More results

Similar Description - LAN9311i

ManufacturerPart #DatasheetDescription
logo
Microchip Technology
LAN9312-NZW MICROCHIP-LAN9312-NZW Datasheet
3Mb / 460P
   High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
Revision 2.0 (02-14-13)
logo
SMSC Corporation
LAN9312 SMSC-LAN9312 Datasheet
4Mb / 458P
   High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
logo
Microchip Technology
KSZ8842-16M MICROCHIP-KSZ8842-16M Datasheet
2Mb / 132P
   Two-Port Ethernet Switch with Non-PCI Interface
02/28/20
KSZ8842-PMQL MICROCHIP-KSZ8842-PMQL Datasheet
2Mb / 126P
   Two-Port Ethernet Switch with PCI Interface
02/28/20
KSZ8862-16M MICROCHIP-KSZ8862-16M Datasheet
2Mb / 126P
   Two-Port Ethernet Switch with Non-PCI Interface and Fiber Support
05/14/19
logo
Micrel Semiconductor
KSZ8842-16 MICREL-KSZ8842-16_08 Datasheet
769Kb / 141P
   2-Port Ethernet Switch with Non-PCI Interface
KSZ8842-MQL MICREL-KSZ8842-MQL Datasheet
769Kb / 141P
   2-Port Ethernet Switch with Non-PCI Interface
KSZ8842-16 MICREL-KSZ8842-16_1 Datasheet
108Kb / 2P
   2-Port Ethernet Switch with Non-PCI Interface
KS8842-16MQL MICREL-KS8842-16MQL Datasheet
67Kb / 1P
   2-Port Ethernet Switch with Non-PCI Interface
KSZ8842-16 MICREL-KSZ8842-16 Datasheet
1Mb / 126P
   2-Port Ethernet Switch with Non-PCI Interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com