Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9269BCPZRL7-20 Datasheet(PDF) 24 Page - Analog Devices

Part # AD9269BCPZRL7-20
Description  16-Bit, 20/40/65/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9269BCPZRL7-20 Datasheet(HTML) 24 Page - Analog Devices

Back Button AD9269BCPZRL7-20 Datasheet HTML 20Page - Analog Devices AD9269BCPZRL7-20 Datasheet HTML 21Page - Analog Devices AD9269BCPZRL7-20 Datasheet HTML 22Page - Analog Devices AD9269BCPZRL7-20 Datasheet HTML 23Page - Analog Devices AD9269BCPZRL7-20 Datasheet HTML 24Page - Analog Devices AD9269BCPZRL7-20 Datasheet HTML 25Page - Analog Devices AD9269BCPZRL7-20 Datasheet HTML 26Page - Analog Devices AD9269BCPZRL7-20 Datasheet HTML 27Page - Analog Devices AD9269BCPZRL7-20 Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 40 page
background image
AD9269
Rev. 0 | Page 24 of 40
Jitter Considerations
High speed, high resolution ADCs are sensitive to the quality
of the clock input. The degradation in SNR from the low fre-
quency SNR (SNRLF) at a given input frequency (fINPUT) due to
jitter (tJRMS) can be calculated by
SNRHF = −10 log[(2π × fINPUT × tJRMS)2 + 10
]
)
10
/
(
LF
SNR
In the previous equation, the rms aperture jitter represents the
clock input jitter specification. IF undersampling applications
are particularly sensitive to jitter, as illustrated in Figure 55.
80
75
70
65
60
55
50
45
1
10
100
1k
FREQUENCY (MHz)
0.5ps
0.2ps
0.05ps
1.0ps
1.5ps
2.0ps
2.5ps
3.0ps
Figure 55. SNR vs. Input Frequency and Jitter
The clock input should be treated as an analog signal in cases in
which aperture jitter may affect the dynamic range of the AD9269.
To avoid modulating the clock signal with digital noise, keep power
supplies for clock drivers separate from the ADC output driver
supplies. Low jitter, crystal-controlled oscillators make the best
clock sources. If the clock is generated from another type of source
(by gating, dividing, or another method), it should be retimed by
the original clock at the last step.
For more information, see the AN-501 Application Note and the
AN-756 Application Note, available on www.analog.com.
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 56, the analog core power dissipated by the
AD9269 is proportional to its sample rate. The digital power dis-
sipation of the CMOS outputs is determined primarily by the
strength of the digital drivers and the load on each output bit.
The maximum DRVDD current (IDRVDD) can be calculated as
IDRVDD = VDRVDD × CLOAD × fCLK × N
where N is the number of output bits (34, in the case of the
AD9269).
210
70
90
110
130
150
170
190
10
20
30
40
50
60
70
80
CLOCK RATE (MSPS)
AD9269-80
AD9269-65
AD9269-40
AD9269-20
Figure 56. Analog Core Power vs. Clock Rate
This maximum current occurs when every output bit switches
on every clock cycle, that is, a full-scale square wave at the Nyquist
frequency of fCLK/2. In practice, the DRVDD current is estab-
lished by the average number of output bits switching, which
is determined by the sample rate and the characteristics of the
analog input signal.
Reducing the capacitive load presented to the output drivers can
minimize digital power consumption. The data in Figure 56 was
taken using the same operating conditions as those used for the
Typical Performance Characteristics, with a 5 pF load on each
output driver.


Similar Part No. - AD9269BCPZRL7-20

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9269BCPZRL7-20 AD-AD9269BCPZRL7-20 Datasheet
1Mb / 41P
   16-Bit, 20/40/65/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
More results

Similar Description - AD9269BCPZRL7-20

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9269 AD-AD9269_16 Datasheet
1Mb / 41P
   16-Bit, 20/40/65/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
AD9266BCPZ-20 AD-AD9266BCPZ-20 Datasheet
870Kb / 32P
   16-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Analog-to-Digital Converter
REV. A
AD9251 AD-AD9251 Datasheet
1Mb / 36P
   14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. 0
AD9204 AD-AD9204 Datasheet
1Mb / 36P
   10-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. 0
AD9231 AD-AD9231 Datasheet
1Mb / 36P
   12-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. 0
AD9231 AD-AD9231_17 Datasheet
849Kb / 37P
   12-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
AD9649 AD-AD9649 Datasheet
1Mb / 32P
   14-Bit, 20/40/65/80 MSPS, 1.8 V Analog-to-Digital Converter
REV. 0
AD9649BCPZ-20 AD-AD9649BCPZ-20 Datasheet
1Mb / 32P
   14-Bit, 20/40/65/80 MSPS 1.8 V Analog-to-Digital Converter
REV. 0
AD9649 AD-AD9649_17 Datasheet
1Mb / 33P
   14-Bit, 20/40/65/80 MSPS, 1.8 V Analog-to-Digital Converter
AD9629 AD-AD9629 Datasheet
984Kb / 32P
   12-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS 1.8 V Analog-to-Digital Converter
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com