Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HMT112U7TFR8C-H9 Datasheet(PDF) 6 Page - Hynix Semiconductor

Part # HMT112U7TFR8C-H9
Description  240pin DDR3 SDRAM Registered DIMM
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HMT112U7TFR8C-H9 Datasheet(HTML) 6 Page - Hynix Semiconductor

Back Button HMT112U7TFR8C-H9 Datasheet HTML 2Page - Hynix Semiconductor HMT112U7TFR8C-H9 Datasheet HTML 3Page - Hynix Semiconductor HMT112U7TFR8C-H9 Datasheet HTML 4Page - Hynix Semiconductor HMT112U7TFR8C-H9 Datasheet HTML 5Page - Hynix Semiconductor HMT112U7TFR8C-H9 Datasheet HTML 6Page - Hynix Semiconductor HMT112U7TFR8C-H9 Datasheet HTML 7Page - Hynix Semiconductor HMT112U7TFR8C-H9 Datasheet HTML 8Page - Hynix Semiconductor HMT112U7TFR8C-H9 Datasheet HTML 9Page - Hynix Semiconductor HMT112U7TFR8C-H9 Datasheet HTML 10Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 56 page
background image
Rev. 1.0 / Nov. 2009
6
Input/Output Functional Descriptions
Symbol
Type
Polarity
Function
CK0–CK1
CK0–CK1
SSTL
Differential
crossing
CK and CK are differential clock inputs. All the DDR3 SDRAM addr/cntl
inputs are sampled on the crossing of positive edge of CK and negative
edge of CK. Output (read) data is reference to the crossing of CK and CK
(Both directions of crossing).
CKE0–CKE1
SSTL
Active High
Activates the SDRAM CK signal when high and deactivates the CK signal
when low. By deactivating the clocks, CKE low initiates the Power Down
mode, or the Self Refresh mode.
S0–S1SSTL
Active Low
Enables the associated SDRAM command decoder when low and disables
the command decoder when high. When the command decoder is dis-
abled, new commands are ignored but previous operations continue. This
signal provides for external rank selection on systems with multiple ranks.
RAS, CAS, WE
SSTL
Active Low RAS, CAS, and WE (ALONG WITH S) define the command being entered.
ODT0–ODT1
SSTL
Active High
When high, termination resistance is enabled for all DQ, DQS, DQS and DM
pins, assuming this function is enabled in the Mode Register 1 (MR1).
VREFDQ
Supply
Reference voltage for SSTL15 I/O inputs.
VREFCA
Supply
Reference voltage for SSTL 15 command/address inputs.
VDDQ
Supply
Power supply for the DDR3 SDRAM output buffers to provide improved
noise immunity. For all current DDR3 unbuffered DIMM designs, VDDQ
shares the same power plane as VDD pins.
BA0–BA2
SSTL
Selects which SDRAM bank of eight is activated.
A0–A15
SSTL
During a Bank Activate command cycle, Address input defines the row
address (RA0–RA15).
During a Read or Write command cycle, Address input defines the column
address. In addition to the column address, AP is used to invoke autopre-
charge operation at the end of the burst read or write cycle. If AP is high,
autoprecharge is selected and BA0, BA1, BA2 defines the bank to be pre-
charged. If AP is low, autoprecharge is disabled. During a Precharge com-
mand cycle, AP is used in conjunction with BA0, BA1, BA2 to control which
bank(s) to precharge. If AP is high, all banks will be precharged regardless
of the state of BA0, BA1 or BA2. If AP is low, BA0, BA1 and BA2 are used to
define which bank to precharge. A12(BC) is sampled during READ and
WRITE commands to determine if burst chop (on-the-fly) will be per-
formed (HIGH, no burst chop; LOW, burst chopped).
DQ0–DQ63,
CB0–CB7
SSTL
Data and Check Bit Input/Output pins.
DM0–DM8
SSTL
Active High
DM is an input mask signal for write data. Input data is masked when DM
is sampled High coincident with that input data during a write access. DM
is sampled on both edges of DQS. Although DM pins are input only, the DM
loading matches the DQ and DQS loading.
VDD, VSS
Supply
Power and ground for the DDR3 SDRAM input buffers, and core logic. VDD
and VDDQ pins are tied to VDD/VDDQ planes on these modules.


Similar Part No. - HMT112U7TFR8C-H9

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HMT112U7AFP8C-G7 HYNIX-HMT112U7AFP8C-G7 Datasheet
519Kb / 57P
   240pin DDR3 SDRAM Unbuffered DIMMs
HMT112U7AFP8C-G8 HYNIX-HMT112U7AFP8C-G8 Datasheet
519Kb / 57P
   240pin DDR3 SDRAM Unbuffered DIMMs
HMT112U7AFP8C-H8 HYNIX-HMT112U7AFP8C-H8 Datasheet
519Kb / 57P
   240pin DDR3 SDRAM Unbuffered DIMMs
HMT112U7AFP8C-H9 HYNIX-HMT112U7AFP8C-H9 Datasheet
519Kb / 57P
   240pin DDR3 SDRAM Unbuffered DIMMs
HMT112U7AFP8C-S5 HYNIX-HMT112U7AFP8C-S5 Datasheet
519Kb / 57P
   240pin DDR3 SDRAM Unbuffered DIMMs
More results

Similar Description - HMT112U7TFR8C-H9

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HMT325R7AFR8A-G7 HYNIX-HMT325R7AFR8A-G7 Datasheet
1Mb / 76P
   240pin DDR3 SDRAM Registered DIMM
HMT325R7AFR8C-G7 HYNIX-HMT325R7AFR8C-G7 Datasheet
1Mb / 74P
   240pin DDR3 SDRAM Registered DIMM
HMT325R7BFR8C-G7 HYNIX-HMT325R7BFR8C-G7 Datasheet
1Mb / 74P
   240pin DDR3 SDRAM Registered DIMM
HMT325U6BFR8C-G7 HYNIX-HMT325U6BFR8C-G7 Datasheet
464Kb / 56P
   240pin DDR3 SDRAM Registered DIMM
HMT112R7BFR8C-G7 HYNIX-HMT112R7BFR8C-G7 Datasheet
1Mb / 67P
   240pin DDR3 SDRAM Registered DIMM
HMT325U7AFR8A-G7 HYNIX-HMT325U7AFR8A-G7 Datasheet
544Kb / 51P
   240pin DDR3 SDRAM Registered DIMM
HMT112U7BFR8C-G7 HYNIX-HMT112U7BFR8C-G7 Datasheet
532Kb / 51P
   240pin DDR3 SDRAM Registered DIMM
HMT112R7TFR8C-G7 HYNIX-HMT112R7TFR8C-G7 Datasheet
1Mb / 67P
   240pin DDR3 SDRAM Registered DIMM
HMT112U7BFR8A HYNIX-HMT112U7BFR8A Datasheet
532Kb / 51P
   240pin DDR3 SDRAM Registered DIMM
HMT112V7AFP8C-G7 HYNIX-HMT112V7AFP8C-G7 Datasheet
742Kb / 25P
   240pin DDR3 SDRAM VLP Registered DIMM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com