Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

VG4616322BQ-7 Datasheet(PDF) 4 Page - Vanguard International Semiconductor

Part # VG4616322BQ-7
Description  262,144x32x2-Bit CMOS Synchronous Graphic RAM
Download  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  VML [Vanguard International Semiconductor]
Direct Link  http://www.vis.com.tw
Logo VML - Vanguard International Semiconductor

VG4616322BQ-7 Datasheet(HTML) 4 Page - Vanguard International Semiconductor

  VG4616322BQ-7 Datasheet HTML 1Page - Vanguard International Semiconductor VG4616322BQ-7 Datasheet HTML 2Page - Vanguard International Semiconductor VG4616322BQ-7 Datasheet HTML 3Page - Vanguard International Semiconductor VG4616322BQ-7 Datasheet HTML 4Page - Vanguard International Semiconductor VG4616322BQ-7 Datasheet HTML 5Page - Vanguard International Semiconductor VG4616322BQ-7 Datasheet HTML 6Page - Vanguard International Semiconductor VG4616322BQ-7 Datasheet HTML 7Page - Vanguard International Semiconductor VG4616322BQ-7 Datasheet HTML 8Page - Vanguard International Semiconductor VG4616322BQ-7 Datasheet HTML 9Page - Vanguard International Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 82 page
background image
Document:1G5-0145
Rev.1
Page 4
VIS
VG4616321B/VG4616322B
262,144x32x2-Bit
Preliminary
CMOS Synchronous Graphic RAM
Table 1 shows the details for pin number, symbol, type, and description.
Table 1. Pin Description of VG4616321
Pin Num-
ber
Symbol
Type Description
55
CLK
Input Clock: CLK is driven by the system clock. All SGRAM input signals are sampled on
the positive edge of CLK. CLK also increments the internal burst counter and con-
trol the output registers.
54
CKE
Input Clock Enable: CKE activates(HIGH) and deactivates(LOW) the CLK signal. If CKE
goes low synchronously with clock (set-up and hold time same as other inputs), the
internal clock is suspended from the next clock cycle and the state of output and
burst address is frozen as long as the CKE remains low. When both banks are in
the idle state, deactivating the clock controls the entry to the Power Down and Self
Refresh modes. CKE is synchronous except after the device enters Power Down
and Self Refresh modes, where CKE becomes asynchronous until after exiting the
same mode. The input buffers, including CLK, are disabled during Power Down
and Self Refresh modes providing low standby power.
29
BS
Input Bank Select: BS defines to which bank the BankActivate, Read, Write, or Bank-
Precharge command is being applied. BS is also used to program the 10th bit of
the Mode and Special Mode registers.
30-34,
47-51
A0-A9
Input Address Inputs: A0-A9 are sampled during the BankActivate command (row
address A0-A9) and Read/Write command (column address A0-A7 with A9 defin-
ing Auto Precharge) to select one location out of the 256K available in the respec-
tive bank. During a Precharge command, A9 is sampled to determine if both banks
are to be precharged (A9 = HIGH). The address inputs also provide the op-code
during a Mode Register Set or Special Mode Register Set command.
28
CS
Input Chip Select: CS enables (sampled LOW) and disables (sampled HIGH) the com-
mand decoder. All commands are masked when CS is sampled HIGH. CS provides
for external bank selection on systems with multiple banks. It is considered part of
the command code.
27
RAS
Input Row Address Strobe: The RAS signal defines the operation commands in con-
junction with the CAS and WE signals, and is latched at the positive edges of CLK.
When RAS and CS are asserted “LOW” and CAS is asserted “HIGH”, either the
BankActivate command or the Precharge command is selected by the WE signal.
When the WE is asserted “HIGH” the BankActivate command is selected and the
bank designated by BS is turned on to the active state. When the WE is asserted
"LOW", the Precharge command is selected and the bank designated by BS is
switched to the idle state after precharge operation.
26
CAS
Input Column Address Strobe: The CAS signal defines the operation commands in
conjunction with the RAS and WE signals, and it is latched at the positive edges of
CLK. When RAS is held “HIGH” and CS is asserted “LOW”, the column access is
started by asserting CAS “LOW”. Then, the Read or Write command is selected by
asserting WE “LOW” or “HIGH”.
25
WE
Input Write Enable: The WE signal defines the operation commands in conjunction with
the RAS and CAS signals, and it is latched at the positive edges of CLK. The WE
input is used to select the BankActivate or Precharge command and Read or Write
command.
53
DSF
Input Define Special Function: The DSF signal defines the operation commands in
conjunction with the RAS and CAS and WE signals, and it is latched at the positive
edges of CLK. The DSF input is used to select the masked write disable/enable
command and block write command, and the Special Mode Register Set cycle.


Similar Part No. - VG4616322BQ-7

ManufacturerPart #DatasheetDescription
logo
Vanguard International ...
VG4632321A VML-VG4632321A Datasheet
1Mb / 81P
   524,288x32x2-Bit CMOS Synchronous Graphic RAM
VG4632321AQ-45 VML-VG4632321AQ-45 Datasheet
1Mb / 81P
   524,288x32x2-Bit CMOS Synchronous Graphic RAM
VG4632321AQ-45R VML-VG4632321AQ-45R Datasheet
1Mb / 81P
   524,288x32x2-Bit CMOS Synchronous Graphic RAM
VG4632321AQ-5 VML-VG4632321AQ-5 Datasheet
1Mb / 81P
   524,288x32x2-Bit CMOS Synchronous Graphic RAM
VG4632321AQ-55 VML-VG4632321AQ-55 Datasheet
1Mb / 81P
   524,288x32x2-Bit CMOS Synchronous Graphic RAM
More results

Similar Description - VG4616322BQ-7

ManufacturerPart #DatasheetDescription
logo
Vanguard International ...
VG4632321A VML-VG4632321A Datasheet
1Mb / 81P
   524,288x32x2-Bit CMOS Synchronous Graphic RAM
logo
List of Unclassifed Man...
M32L32321SA ETC1-M32L32321SA Datasheet
989Kb / 54P
   512K x 32 Bit x 2 Banks Synchronous Graphic RAM
logo
AMIC Technology
A45L9332A AMICC-A45L9332A Datasheet
1Mb / 55P
   256K X 32 Bit X 2 Banks Synchronous Graphic RAM
logo
List of Unclassifed Man...
M32L1632512A ETC1-M32L1632512A Datasheet
879Kb / 54P
   256K x 32 Bit x 2 Banks Synchronous Graphic RAM
logo
Vanguard International ...
VG36128401A VML-VG36128401A Datasheet
940Kb / 69P
   CMOS Synchronous Dynamic RAM
logo
List of Unclassifed Man...
VG36641641DT-6 ETC-VG36641641DT-6 Datasheet
1Mb / 69P
   CMOS Synchronous Dynamic RAM
logo
Vanguard International ...
VG36128401BT VML-VG36128401BT Datasheet
1Mb / 68P
   CMOS Synchronous Dynamic RAM
VG36648041CT VML-VG36648041CT Datasheet
949Kb / 70P
   CMOS Synchronous Dynamic RAM
VG36256401A VML-VG36256401A Datasheet
944Kb / 69P
   CMOS Synchronous Dynamic RAM
VG3664321412BT VML-VG3664321412BT Datasheet
978Kb / 72P
   CMOS Synchronous Dynamic RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com