Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X4003M8I-2.7A Datasheet(PDF) 8 Page - Xicor Inc.

Part # X4003M8I-2.7A
Description  CPU Supervisor
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X4003M8I-2.7A Datasheet(HTML) 8 Page - Xicor Inc.

Back Button X4003M8I-2.7A Datasheet HTML 4Page - Xicor Inc. X4003M8I-2.7A Datasheet HTML 5Page - Xicor Inc. X4003M8I-2.7A Datasheet HTML 6Page - Xicor Inc. X4003M8I-2.7A Datasheet HTML 7Page - Xicor Inc. X4003M8I-2.7A Datasheet HTML 8Page - Xicor Inc. X4003M8I-2.7A Datasheet HTML 9Page - Xicor Inc. X4003M8I-2.7A Datasheet HTML 10Page - Xicor Inc. X4003M8I-2.7A Datasheet HTML 11Page - Xicor Inc. X4003M8I-2.7A Datasheet HTML 12Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
X4003/X4005
Characteristics subject to change without notice.
8 of 18
REV 1.1.3 4/30/02
www.xicor.com
Figure 7. Acknowledge Response From Receiver
Data Output
from Transmitter
Data Output
from Receiver
8
1
9
Start
Acknowledge
SCL from
Master
SERIAL WRITE OPERATIONS
Slave Address Byte
Following a start condition, the master must output a
slave address byte. This byte consists of several parts:
– a device type identifier that is always ‘1011’.
– two bits of ‘0’.
– one bit of the slave command byte is a R/W bit. The
R/W bit of the slave address byte defines the opera-
tion to be performed. When the R/W bit is a one, then
a read operation is selected. A zero selects a write
operation. Refer to Figure 8.
– After loading the entire slave address byte from the
SDA bus, the device compares the input slave byte
data to the proper slave byte. Upon a correct com-
pare, the device outputs an acknowledge on the SDA
line.
Write Control Register
To write to the control register, the device requires the
slave address byte and a byte address. This gives the
master access to register. After receipt of the address
byte, the device responds with an acknowledge, and
awaits the data. After receiving the 8 bits of the data
byte, the device again responds with an acknowledge.
The master then terminates the transfer by generating
a stop condition, at which time the device begins the
internal write cycle to the nonvolatile memory. During
this internal write cycle, the device inputs are disabled,
so the device will not respond to any requests from the
master. If WP is HIGH, the control register cannot be
changed. A write to the control register will suppress
the acknowledge bit and no data in the control register
will change. With WP low, a second byte written to the
control register terminates the operation and no write
occurs.
Stops and Write Modes
Stop conditions that terminate write operations must
be sent by the master after sending 1 full data byte
plus the subsequent ACK signal. If a stop is issued in
the middle of a data byte, or before 1 full data byte plus
its associated ACK is sent, then the device will reset
itself without performing the write.
Figure 8. Write Control Register Sequence
0
Slave
Address
Byte
Address
Data
A
C
K
A
C
K
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
1
0
0
1
1
0
11
1
1
1
1
1
1
1


Similar Part No. - X4003M8I-2.7A

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X4003M8I-2.7A INTERSIL-X4003M8I-2.7A Datasheet
266Kb / 17P
   CPU Supervisor
X4003M8I-2.7A INTERSIL-X4003M8I-2.7A Datasheet
276Kb / 18P
   CPU Supervisor
logo
Renesas Technology Corp
X4003M8I-2.7A RENESAS-X4003M8I-2.7A Datasheet
692Kb / 16P
   CPU Supervisor
logo
Intersil Corporation
X4003M8I-2.7A INTERSIL-X4003M8I-2.7A Datasheet
332Kb / 16P
   CPU Supervisor
June 30, 2008
More results

Similar Description - X4003M8I-2.7A

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X4003 INTERSIL-X4003 Datasheet
266Kb / 17P
   CPU Supervisor
X4003-05 INTERSIL-X4003-05 Datasheet
332Kb / 16P
   CPU Supervisor
June 30, 2008
X5001 INTERSIL-X5001_06 Datasheet
305Kb / 20P
   CPU Supervisor
X5001 INTERSIL-X5001 Datasheet
275Kb / 18P
   CPU Supervisor
logo
Xicor Inc.
X5001 XICOR-X5001 Datasheet
100Kb / 19P
   CPU Supervisor
logo
Intersil Corporation
X4005S8IZ-27 INTERSIL-X4005S8IZ-27 Datasheet
332Kb / 16P
   CPU Supervisor
June 30, 2008
logo
Renesas Technology Corp
X4003 RENESAS-X4003 Datasheet
692Kb / 16P
   CPU Supervisor
logo
Intersil Corporation
X4003 INTERSIL-X4003_06 Datasheet
276Kb / 18P
   CPU Supervisor
logo
Renesas Technology Corp
X5001 RENESAS-X5001 Datasheet
789Kb / 20P
   CPU Supervisor
logo
Texas Instruments
BQ4847 TI-BQ4847_07 Datasheet
247Kb / 6P
[Old version datasheet]   RTC Module With CPU Supervisor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com