Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS61884-IQ Datasheet(PDF) 28 Page - Cirrus Logic

Part # CS61884-IQ
Description  Octal T1/E1/J1 Line Interface Unit
Download  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61884-IQ Datasheet(HTML) 28 Page - Cirrus Logic

Back Button CS61884-IQ Datasheet HTML 24Page - Cirrus Logic CS61884-IQ Datasheet HTML 25Page - Cirrus Logic CS61884-IQ Datasheet HTML 26Page - Cirrus Logic CS61884-IQ Datasheet HTML 27Page - Cirrus Logic CS61884-IQ Datasheet HTML 28Page - Cirrus Logic CS61884-IQ Datasheet HTML 29Page - Cirrus Logic CS61884-IQ Datasheet HTML 30Page - Cirrus Logic CS61884-IQ Datasheet HTML 31Page - Cirrus Logic CS61884-IQ Datasheet HTML 32Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 71 page
background image
CS61884
28
DS485F1
During host mode operation, LOS is reported in the
LOS Status Monitor Register. Both the LOS pins
and the register bits reflect LOS status in host mode
operation. The LOS pins and status bits are set high
(indicating loss of signal) during reset, power-up,
or channel powered-down.
10.6 Alarm Indication Signal (AIS)
The CS61884 detects all ones alarm condition per
the relevant ANSI, ITU, and ETSI specifications.
In general, AIS is indicated when the one’s density
of the receive signal exceeds that dictated by the
relevant specification. This feature is only avail-
able in host mode (Refer to LOS/AIS Mode En-
able Register (0Dh) (See Section 14.14 on
page 37)).
ANSI T1.231 AIS (T1/J1 Mode) - The AIS condi-
tion is declared when less than 9 zeros are received
within a sliding window of 8192 bits. This corre-
sponds to a ones density of 99.9% over a period of
5.3 ms. The AIS condition is cleared when nine or
more zeros are detected in a sliding window of
8192 bits.
ITU G.775 AIS (E1 Mode) - The AIS condition is
declared when less than 3 zeros are received within
two consecutive 512 bit windows. The AIS condi-
tion is cleared when 3 or more zeros are received in
two consecutive 512 bit windows.
ETSI 300 233 (E1 Mode) - The AIS condition is
declared when less than 3 zeros are received in a
512 bit window. The AIS condition is cleared when
a 512 bit window is received containing 3 or more
zeros.
11. JITTER ATTENUATOR
The CS61884 internal jitter attenuators can be
switched into either the receive or transmit paths.
Alternatively, it can be removed from both paths to
reduce the propagation delay.
During Hardware mode operation, the location of
the jitter attenuator for all eight channels are con-
trolled by the JASEL pin (Refer to Table 6 for pin
configurations). The jitter attenuator’s FIFO length
and corner frequency, can not be changed in hard-
ware mode. The FIFO length and corner frequency
are set to 32 bits and 1.25Hz for the E1 operational
modes and to 32 bits and 3.78Hz in the T1/J1 oper-
ational modes.
During host mode operation, the location of the jit-
ter attenuator for all eight channels are set by bits 0
and 1 in the Global Control Register (0Fh) (See
Section 14.16 on page 38). The GLOBAL CON-
TROL REGISTER (0Fh) also configures the jitter
attenuator’s FIFO length (bit 3) and corner fre-
quency (bit 2).
The attenuator consists of a 64-bit FIFO, a narrow-
band monolithic PLL, and control logic. The jitter
attenuator requires no external crystal. Signal jitter
is absorbed in the FIFO which is designed to nei-
ther overflow nor underflow.
If overflow or underflow is imminent, the jitter
transfer function is altered to ensure that no bit-er-
rors occur. A configuration option is provided to
reduce the jitter attenuator FIFO length from 64
bits to 32 bits in order to reduce propagation delay.
The jitter attenuator -3 dB knee frequency depends
on the settings of the Jitter Attenuator FIFO length
and the Jitter Attenuator Corner Frequency bits 2
and 3, in the Global Control Register (0Fh) (See
Section 14.16 on page 38)). Setting the lowest cor-
ner frequency guarantees jitter attenuation compli-
ance to European specifications TBR 12/13 and
ETSI ETS 300 011 in E1 mode. The jitter attenua-
tor is also compliant with ITU-T G.735, G.742,
G.783 and AT&T Pub. 62411 (Refer to Figure 19
on page 58 and Figure 20 on page 58).
Table 6. Jitter Attenuator Configurations
PIN STATE
JITTER ATTENUATOR POSITON
LOW
Transmit Path
HIGH
Receive Path
OPEN
Disabled


Similar Part No. - CS61884-IQ

ManufacturerPart #DatasheetDescription
logo
Cirrus Logic
CS61884-IQ CIRRUS-CS61884-IQ Datasheet
1Mb / 72P
   Octal T1/E1/J1 Line Interface Unit
CS61884-IQ CIRRUS-CS61884-IQ Datasheet
406Kb / 22P
   Octal T1/E1/J1 Line Interface Evaluation Board
More results

Similar Description - CS61884-IQ

ManufacturerPart #DatasheetDescription
logo
Cirrus Logic
CS61884 CIRRUS-CS61884 Datasheet
1Mb / 72P
   Octal T1/E1/J1 Line Interface Unit
logo
PMC-Sierra, Inc
PM4318 PMC-PM4318 Datasheet
2Mb / 244P
   OCTAL E1/T1/J1 LINE INTERFACE DEVICE
logo
Renesas Technology Corp
IDT82V2048E RENESAS-IDT82V2048E Datasheet
2Mb / 77P
   OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
March 2009
logo
Dallas Semiconductor
DS26303 DALLAS-DS26303_07 Datasheet
1,011Kb / 101P
   3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit
logo
Maxim Integrated Produc...
DS26303 MAXIM-DS26303 Datasheet
1,004Kb / 97P
   3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit
REV 072205
DS2148 MAXIM-DS2148 Datasheet
1Mb / 73P
   5V E1/T1/J1 Line Interface Unit
REV: 011206
logo
Integrated Device Techn...
IDT82V2048E IDT-IDT82V2048E Datasheet
1Mb / 76P
   OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
logo
Maxim Integrated Produc...
DS26303 MAXIM-DS26303_V01 Datasheet
1Mb / 101P
   3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit
REV: 053107
logo
Cirrus Logic
CDB61884 CIRRUS-CDB61884 Datasheet
406Kb / 22P
   Octal T1/E1/J1 Line Interface Evaluation Board
logo
Integrated Device Techn...
IDT82V2088 IDT-IDT82V2088 Datasheet
1Mb / 78P
   OCTAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com