Electronic Components Datasheet Search |
|
CS4270 Datasheet(PDF) 7 Page - Cirrus Logic |
|
CS4270 Datasheet(HTML) 7 Page - Cirrus Logic |
7 / 49 page DS686PP1 7 CS4270 2. PIN DESCRIPTIONS - STAND-ALONE MODE Pin Name # Pin Description SDIN 1 Serial Audio Data Input (Input) - Input for two’s complement serial audio data. LRCK 2 Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the serial audio data line. MCLK 3 Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters. SCLK 4 Serial Clock (Input/Output) - Serial clock for the serial audio interface. VD 5 Digital Power (Input) - Positive power supply for the digital section. DGND 6 Digital Ground (Input) - Ground reference for the internal digital section. SDOUT (M/S) 7 Serial Audio Data Output (Output) - Output for two’s complement serial audio data. This pin must be pulled-up or pulled-down to select Master or Slave Mode. VLC 8 Control Port Power (Input) - Determines the signal level for the Control Port. M1 M0 9 10 Mode Selection (Input) - Determines the operational mode of the device. I²S/LJ 11 Serial Audio Interface Select (Input) - Selects either the Left-Justified or I²S format for the Serial Audio Interface. MDIV1 MDIV2 12 13 MCLK Divide (Input) - Configures MCLK divider to divide by 1, 1.5, 2, or 4. RST 14 Reset (Input) - The device enters a low power mode when low. AINA AINB 15 16 Analog Input (Input) - The full-scale analog input level is specified in the ADC Analog Characteristics specification table. VQ 17 Quiescent Voltage (Output) - Filter connection for internal quiescent voltage. FILT+ 18 Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits. VA 19 Analog Power (Input) - Positive power for the analog sections. AGND 20 Analog Ground (Input) - Ground reference. Must be connected to analog ground. MUTEA MUTEB 21 24 Mute Control (Output) - Each pin is active during power-up initialization, reset, muting, when master clock to left/right clock frequency ratio is incorrect, or power-down. AOUTA AOUTB 22 23 Analog Audio Output (Output) - The full-scale output level is specified in the DAC Analog Characteris- tics specification table. 1 2 3 4 5 6 7 8 21 22 23 24 9 10 11 12 17 18 19 20 13 14 15 16 SDIN LRCK MCLK SCLK VD DGND SDOUT VLC M1 M0 I²S/LJ MDIV1 MUTEB AOUTB AOUTA MUTEA AGND VA FILT+ VQ AINB AINA RST MDIV2 |
Similar Part No. - CS4270 |
|
Similar Description - CS4270 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |