Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

SC16IS750IBS Datasheet(HTML) 27 Page - NXP Semiconductors

Part No. SC16IS750IBS
Description  Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
Download  62 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

SC16IS750IBS Datasheet(HTML) 27 Page - NXP Semiconductors

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 62 page
background image
SC16IS740_750_760_6
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 06 — 13 May 2008
27 of 62
NXP Semiconductors
SC16IS740/750/760
Single UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
8.6 Modem Control Register (MCR)
The MCR controls the interface with the mode, data set, or peripheral device that is
emulating the modem. Table 17 shows the Modem Control Register bit settings.
[1]
MCR[7:5] and MCR[2] can only be modified when EFR[4] is set, that is, EFR[4] is a write enable.
[2]
Only available on SC16IS750/SC16IS760.
Table 17.
Modem Control Register bits description
Bit
Symbol
Description
7
MCR[7][1]
clock divisor
logic 0 = divide-by-1 clock input
logic 1 = divide-by-4 clock input
6
MCR[6][1]
IrDA mode enable
logic 0 = normal UART mode
logic 1 = IrDA mode
5
MCR[5][1]
Xon Any
logic 0 = disable Xon Any function
logic 1 = enable Xon Any function
4
MCR[4]
enable loopback
logic 0 = normal operating mode
logic 1 = enable local Loopback mode (internal). In this mode the
MCR[1:0] signals are looped back into MSR[4:5] and the TX output is
looped back to the RX input internally.
3
MCR[3]
reserved
2
MCR[2]
TCR and TLR enable
logic 0 = disable the TCR and TLR register.
logic 1 = enable the TCR and TLR register.
1
MCR[1]
RTS
logic 0 = force RTS output to inactive (HIGH)
logic 1 = force RTS output to active (LOW). In Loopback mode,
controls MSR[4]. If Auto RTS is enabled, the RTS output is controlled
by hardware flow control.
0
MCR[0]
DTR[2]. If GPIO5 is selected as DTR modem pin through IOControl
register bit 1, the state of DTR pin can be controlled as below. Writing to
IOState bit 5 will not have any effect on this pin.
logic 0 = Force DTR output to inactive (HIGH)
logic 1 = Force DTR output to active (LOW)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62 


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn