Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

5962-9761601QCA Datasheet(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Part # 5962-9761601QCA
Description  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

5962-9761601QCA Datasheet(HTML) 2 Page - Texas Instruments

  5962-9761601QCA Datasheet HTML 1Page - Texas Instruments 5962-9761601QCA Datasheet HTML 2Page - Texas Instruments 5962-9761601QCA Datasheet HTML 3Page - Texas Instruments 5962-9761601QCA Datasheet HTML 4Page - Texas Instruments 5962-9761601QCA Datasheet HTML 5Page - Texas Instruments 5962-9761601QCA Datasheet HTML 6Page - Texas Instruments 5962-9761601QCA Datasheet HTML 7Page - Texas Instruments 5962-9761601QCA Datasheet HTML 8Page - Texas Instruments 5962-9761601QCA Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 19 page
background image
www.ti.com
DESCRIPTION/ORDERING INFORMATION (CONTINUED)
TG
C
C
TG
C
C
TG
C
C
C
TG
C
C
PRE
CLK
D
CLR
Q
Q
C
SN54LVC74A, SN74LVC74A
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SCAS287S – JANUARY 1993 – REVISED MAY 2005
A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the
other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time
requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs
at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval,
data at the D input can be changed without affecting the levels at the outputs.
The data I/Os and control inputs are overvoltage tolerant. This feature allows the use of these devices for
down-translation in a mixed-voltage environment.
FUNCTION TABLE
INPUTS
OUTPUTS
PRE
CLR
CLK
D
Q
Q
L
H
X
X
H
L
H
L
X
X
L
H
L
L
X
X
H(1)
H(1)
H
H
H
H
L
H
H
L
L
H
H
H
L
X
Q0
Q 0
(1)
This configuration is nonstable; that is, it does not persist when
PRE or CLR returns to its inactive (high) level.
LOGIC DIAGRAM, EACH FLIP-FLOP
(POSITIVE LOGIC)
2


Similar Part No. - 5962-9761601QCA

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
5962-9761601QCA TI-5962-9761601QCA Datasheet
516Kb / 17P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
5962-9761601QCA TI-5962-9761601QCA Datasheet
814Kb / 19P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
5962-9761601QCA TI1-5962-9761601QCA Datasheet
1Mb / 27P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
More results

Similar Description - 5962-9761601QCA

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CD54AC74 TI-CD54AC74 Datasheet
330Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHC74 TI-SN54AHC74 Datasheet
105Kb / 19P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC74 TI-SN54HC74 Datasheet
96Kb / 16P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74HCT74A HITACHI-HD74HCT74A Datasheet
57Kb / 10P
   Dual D-type Positive Edge-triggered Flip Flops with Clear and Preset
logo
Potato Semiconductor Co...
PO54G74A POTATO-PO54G74A Datasheet
563Kb / 6P
   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
logo
Texas Instruments
SN5474 TI1-SN5474_15 Datasheet
1Mb / 23P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN54AHC74 TI1-SN54AHC74_15 Datasheet
1Mb / 27P
[Old version datasheet]   Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset
SN54AHC74 TI-SN54AHC74_06 Datasheet
891Kb / 21P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74LS74ADRG4 TI-SN74LS74ADRG4 Datasheet
1Mb / 21P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLIP-FLOPS WITH PRESET AND CLEAR
SN54ACT74 TI-SN54ACT74 Datasheet
86Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74LS74A HITACHI-HD74LS74A Datasheet
69Kb / 6P
   Dual D-type Positive Edge-triggered Flip-Flops(With Preset and Clear)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com