Electronic Components Datasheet Search |
|
BR93LC46RF-W Datasheet(PDF) 10 Page - Rohm |
|
BR93LC46RF-W Datasheet(HTML) 10 Page - Rohm |
10 / 11 page BR93LC46-W / BR93LC46F-W / BR93LC46RF-W / Memory ICs BR93LC46FJ-W / BR93LC46RFJ-W / BR93LC46FV-W (5) Power supply noise The BR93LC46-W discharge high volumes of high voltage when a write is completed. The power supply may fluctuate at such times. Therefore, make sure a capacitor of 1000pF or greater is connected between VCC (Pin 8) and GND (Pin 5). (6) Connecting DI and DO directly The BR93LC46-W have an independent input pin (DI) and output pin (DO). These are treated as individual signals on the timing chart but can be controlled through one control line. Control can be initiated on a single control line by inserting a resistor R. µCOM R DI DO BR93LC46 IO port Fig. 19 Common connections for the DI and DO control line 1) Data collision between the µ-COM output and the DO output Within the input and output timing of the BR93LC46-W the drive from the µ-COM output to the DI input and a signal output from the DO output can be emitted at the same time. This happens only for the 1 clock cycle (a dummy bit “0” is output to the DO pin) which acquires the A0 address data during a read cycle. When the address data A0 = 1, the µ-COM output becomes a direct current source for the DO pin. The resistor R is the only resistance which limits this current. Therefore, a resistor with a value which satisfies the µ-COM and the BR93LC46-W current capacity is required. When using a single control line, when a dummy bit “0” is output to the DO, the µ-COM I / O address data A0 is also output. Therefore, the dummy bit cannot be detected. 2) Feedback to the DI input from the DO output Data is output from the DO pin and then feeds back into the DI input through the resistor R. This happens when: • DO data is output during a read operation • A READY / BUSY signal is output during WRITE or WRAL operation Such feedback does not cause problems in the basic operation of the BR93LC46-W. The µ-COM input level must be adequately maintained for the voltage drop at R which is caused by the total input leakage current for the µ-COM and the BR93LC46-W. In the state in which SK is input, when the READY / BUSY function is used, make sure that CS is dropped to LOW within four clock pulses of the output of the READY signal HIGH and the standby mode is restored. For input after the fifth clock pulse, the READY HIGH will be taken as the start bit and WDS or some other mode will be activated, depending on the DI state. |
Similar Part No. - BR93LC46RF-W |
|
Similar Description - BR93LC46RF-W |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |