RN5RK

××1A/××1B/××2A

2

BLOCK DIAGRAM

+

2

5

1

Vref

GND

CE

-

5

4

Buffer

VFM Control

OSC 100kHz

Chip Enable

EXT*

Lx*

*)

××4$2××4%

SELECTION GUIDE

7KH#RXWSXW#YROWDJH/#WKH#GULYHU#W\SH/#WKH#GXW\#F\FOH#DQG#WKH#WDSLQJ#W\SH#IRU#WKH#,&V#FDQ#EH#VHOHFWHG#DW#WKH#XVHU*V#UH0

TXHVW1

7KH#VHOHFWLRQ#FDQ#EH#PDGH#E\#GHVLJQDWLQJ#WKH#SDUW#QXPEHU#DV#VKRZQ#EHORZ=

5185.#××××0××#←3DUW#1XPEHU

↑↑↑ ↑

DE F G

Code

Contents

D

6WHSZLVH#VHWWLQJ#ZLWK#D#VWHS#RI#3149#LQ#WKH#UDQJH#RI#5139#WR#8189#LV#SRVVLEOH1

E

'HVLJQDWLRQ#RI#'ULYHU

4=#,QWHUQDO#/[#7U1#'ULYHU

5=#([WHUQDO#7U1#'ULYHU

F

'HVLJQDWLRQ#RI#'XW\#&\FOH

$=#::(

%=#88(

G

'HVLJQDWLRQ#RI#7DSLQJ#W\SH

([1#75/#7/#+UHIHU#WR#7DSLQJ#6SHFLILFDWLRQV/#75#W\SH#LV#SUHVFULEHG#DV#D#VWDQGDUG1,