Electronic Components Datasheet Search |
|
LC8900KQ Datasheet(PDF) 7 Page - Sanyo Semicon Device |
|
LC8900KQ Datasheet(HTML) 7 Page - Sanyo Semicon Device |
7 / 12 page DATA (1) The relationship between the data input pins and the data select pins are shown in the table below. • Each input pin has an internal amplification circuit. Therefore the signal with the amplitude of 400 m VP-P up to VDD+0.3 V can be input to this LSI chip. However, in the case of coaxial cable or optical module input the application will change as the sample application circuit shown later. • Connect to the unused input pin to the GND or VDD. (2) The relationship between the OUTMODE pin and the two output data formats is shown in the table below. • IF an error is detected in an input data, that input data is not output. Instead, the previous data will be output. • The data output is synchronized with falling edge of the bit clock. • IF the PLL is in the Lock state, the 384 Fs or 256 Fs clock that is synchronized with the output data will be output. Note that the duty is of the 256 Fs clock is 'H:L = 2:1'. It is not 'H:L = 1:1'. Sub Codes The sub code output consists of the copy inhibit signal, emphasis mode signal, sampling frequency signal, validity flag signal and user’s bit. The table below details these sub code outputs. Clock Modes The control clock is specified by the VCO. The VCO has two modes: self oscillation mode and PLL mode as shown below. • When the STOP pin is changed to the high level, the PLL functional circuit block stops its operation and the entire circuit operation is then forced to stop. The entire circuit will start the normal operation again when the STOP pin is changed to the low level. • If the LOCK operation is not activated in a certain fixed time period after the PLL enters the lock-up state: Reinitialize the PLL functional circuit block to active the lock-up mode. This should be done to prevent the PLL lock error. No. 4128-7/12 LC8900KQ COPY inhibit signal COPY pin level = high:Copy not inhibited. COPY pin level = low:Copy inhibited. Emphasis mode signal EMPHA pin level = high:Emphasis mode. EMPHA pin level = low:Non emphasis mode. BSA pin level = high:32 kHz sampling frequency Sampling frequency CD pin level = high:44.1 kHz sampling frequency BSB pin level = high:48 kHz sampling frequency Validity flag signal This signal is output from the V pin in sub frame unit. User’s bit This signal is output from the U pin in sub frame unit. Self oscillation mode • XMODE pin level=low • The VCO continues its oscillation according to the VIN pin potential. BCLK, LRCK, and FS256 clocks are not effective. • No data input • The VCO continues its oscillation according to the VIN pin potential. FS384, BCLK, LRCK, and FS256 clocks output. PLL mode • Data input with the XMODE pin level=high • The PLL block and the entire circuit are in the normal operation state. SEL1 SEL2 DOUT DIN1 L L DIN1 data output DIN2 L H DIN2 data output DIN3 H L DIN3 data output DIN4 H H low level signal output (fixed level output) OUTMODE pin H 20-bit LSB first data output format L 16-bit MSB first data output format |
Similar Part No. - LC8900KQ |
|
Similar Description - LC8900KQ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |