 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
OMAP-L138 Datasheet(PDF) 10 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
OMAP-L138 Datasheet(HTML) 10 Page - Texas Instruments |
|
|
10 / 287 page  OMAP-L138 SPRS586C – JUNE 2009 – REVISED MAY 2011 www.ti.com Table 2-1. Characteristics of OMAP-L138 (continued) HARDWARE FEATURES OMAP-L138 674x DSP 375 MHz (1.2V) or 456 MHz (1.3V) CPU Frequency MHz ARM926 375 MHz (1.2V) or 456 MHz (1.3V) Variable (1.2V-1.0V) for 375 MHz version Core (V) Variable (1.3V-1.0V) for 456 MHz version Voltage I/O (V) 1.8V or 3.3 V 13 mm x 13 mm, 361-Ball 0.65 mm pitch, PBGA (ZCE) Packages 16 mm x 16 mm, 361-Ball 0.80 mm pitch, PBGA (ZWT) Product Preview (PP), 375 MHz versions - PD Product Status(1) Advance Information (AI), 456 MHz versions - PD or Production Data (PD) (1) ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. 2.2 Device Compatibility The ARM926EJ-S RISC CPU is compatible with other ARM9 CPUs from ARM Holdings plc. The C674x DSP core is code-compatible with the C6000 ™ DSP platform and supports features of both the C64x+ and C67x+ DSP families. 2.3 ARM Subsystem The ARM Subsystem includes the following features: • ARM926EJ-S RISC processor • ARMv5TEJ (32/16-bit) instruction set • Little endian • System Control Co-Processor 15 (CP15) • MMU • 16KB Instruction cache • 16KB Data cache • Write Buffer • Embedded Trace Module and Embedded Trace Buffer (ETM/ETB) • ARM Interrupt controller 2.3.1 ARM926EJ-S RISC CPU The ARM Subsystem integrates the ARM926EJ-S processor. The ARM926EJ-S processor is a member of ARM9 family of general-purpose microprocessors. This processor is targeted at multi-tasking applications where full memory management, high performance, low die size, and low power are all important. The ARM926EJ-S processor supports the 32-bit ARM and 16 bit THUMB instruction sets, enabling the user to trade off between high performance and high code density. Specifically, the ARM926EJ-S processor supports the ARMv5TEJ instruction set, which includes features for efficient execution of Java byte codes, providing Java performance similar to Just in Time (JIT) Java interpreter, but without associated code overhead. The ARM926EJ-S processor supports the ARM debug architecture and includes logic to assist in both hardware and software debug. The ARM926EJ-S processor has a Harvard architecture and provides a complete high performance subsystem, including: • ARM926EJ -S integer core • CP15 system control coprocessor • Memory Management Unit (MMU) 10 Device Overview Copyright © 2009–2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): OMAP-L138 |
Similar Part No. - OMAP-L138 |
|
Similar Description - OMAP-L138 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
