Electronic Components Datasheet Search |
|
ADC1610S Datasheet(PDF) 10 Page - NXP Semiconductors |
|
ADC1610S Datasheet(HTML) 10 Page - NXP Semiconductors |
10 / 40 page xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx [1] Typical values measured at VDDA =3V, VDDO =1.8 V, Tamb =25 °C and CL = 5 pF; minimum and maximum values are across the full temperature range Tamb = −40 °C to +85 °C at VDDA =3V, VDDO = 1.8 V; VINP − VINM = −1 dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified. 10.2 Clock and digital output timing IMD intermodulation distortion fi = 3 MHz - 89 - - 89 - - 88 - - 89 - dBc fi = 30 MHz - 88 - - 88- -88- -88- dBc fi = 70 MHz - 87 - - 87- -86- -86- dBc fi = 170 MHz - 84 - - 85 - - 83 - - 84 - dBc Table 7. Dynamic characteristics …continued Symbol Parameter Conditions ADC1610S065 ADC1610S080 ADC1610S105 ADC1610S125 Unit Min Typ Max Min Typ Max Min Typ Max Min Typ Max Table 8. Clock and digital output timing characteristics[1] Symbol Parameter Conditions ADC1610S065 ADC1610S080 ADC1610S105 ADC1610S125 Unit Min Typ Max Min Typ Max Min Typ Max Min Typ Max Clock timing input: pins CLKP and CLKM fclk clock frequency 40 - 65 60 - 80 75 - 105 100 - 125 MHz tlat(data) data latency time -13.5 --13.5 - -13.5 --13.5 - clock cycles δ clk clock duty cycle DCS_EN = logic 1 30 50 70 30 50 70 30 50 70 30 50 70 % DCS_EN = logic 0 45 50 55 45 50 55 45 50 55 45 50 55 % td(s) sampling delay time -0.8 --0.8 - - 0.8 --0.8 - ns twake wake-up time -76 --76 - -76 --76 - μs CMOS Mode timing output: pins D15 to D0 and DAV tPD propagation delay DATA 13.6 14.9 16.4 11.9 12.9 14.4 8.0 10.8 12.4 8.2 9.7 11.3 ns DAV - 4.2 --3.6 - - 3.3 --3.4 - ns tsu set-up time - 12.5 - - 9.8 - - 6.8 - - 5.6 - ns th hold time - 3.4 - - 3.3 - - 3.1 - - 2.8 - ns tr rise time DATA [2] 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 ns DAV 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 ns tf fall time DATA [2] 0.19 - 2.4 0.19 - 2.4 0.19 - 2.4 0.19 - 2.4 ns |
Similar Part No. - ADC1610S_11 |
|
Similar Description - ADC1610S_11 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |