11/17

BD8960NV

Datasheet

02.MAR.2012 Rev.001

www.rohm.com

TSZ02201-0J3J0AJ00010-1-2

©

ROHM Co., Ltd. All rights reserved.

TSZ22111･15･001

Switching Regulator Efficiency

Efficiency ŋ may be expressed by the equation shown below:

Dissipation factors:

1) ON resistance dissipation of inductor and FET：PD(I

2) Gate charge/discharge dissipation：PD(Gate)

3) Switching dissipation：PD(SW)

4) ESR dissipation of capacitor：PD(ESR)

5) Operating current dissipation of IC：PD(IC)

1)PD(I

current.)

2)PD(Gate)=Cgs×f×V

(Cgs[F]：Gate capacitance of FET, f[H]：Switching frequency, V[V]：Gate driving voltage of FET)

Consideration on Permissible Dissipation and Heat Generation

As this IC functions with high efficiency without significant heat generation in most applications, no special consideration is

needed on permissible dissipation or heat generation.

In case of extreme conditions, however, including lower input

voltage, higher output voltage, heavier load, and/or higher temperature, the permissible dissipation and/or heat

generation must be carefully considered.

For dissipation, only conduction losses due to DC resistance of inductor and ON resistance of FET are considered.

Because the conduction losses are considered to play the leading role among other dissipation mentioned above

including gate charge/discharge dissipation and switching dissipation.

=0.109+0.0728

=0.1818[Ω]

P=2

With the

consideration on the dissipation as above, thermal design must be carried out with sufficient margin allowed.

η=

Vin×Iin

×100[%]=

Pin

×100[%]=

α

×100[%]

Vin

3)PD(SW)=

0

25

50

75

100

125

150

0

2.0

3.0

4.0

②0.90W

①3.9W

105

1.0

③0.64W

Fig.25 Thermal derating curve (SON008V5060)

Ambient temperature:Ta [℃]

①for SON008V5060

JEDEC 4 layer board 76.2×114.3×1.6mm

θj-a=32.1℃/W

②for SON008V5060

ROHM standard 1 layer board 70×70×1.6mm

θj-a=138.9℃/W

③ IC only

θj-a=195.3℃/W