Electronic Components Datasheet Search |
|
SN75LVDS83ADGG Datasheet(PDF) 2 Page - Texas Instruments |
|
|
SN75LVDS83ADGG Datasheet(HTML) 2 Page - Texas Instruments |
2 / 25 page SN75LVDS83A SLLS980D – JUNE 2009 – REVISED JUNE 2011 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. DESCRIPTION (CONTINUED) The SN75LVDS83A requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge with a low-level input, and the possible use of the Shutdown/Clear (SHTDN). SHTDN is an active-low input to inhibit the clock, and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low-level. The SN75LVDS83A is characterized for operation over ambient air temperatures of -10 °C to 70°C. Alternative device option: The SN75LVDS83B is an alternative to the SN75LVDS83A for clock frequency range of 10MHz –135MHz. The SN75LVDS83B is available in a smaller BGA package in addition to the TSSOP package. ORDERING INFORMATION(1) PART NUMBER PART MARKING PACKAGE SN75LVDS83ADGG LVDS83A 56-pin DGG TUBE SN75LVDS83ADGGR LVDS83A 56-pin DGG LARGE T &R (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or refer to our web site at www.ti.com. ABSOLUTE MAXIMUM RATINGS (1) VALUE UNIT Supply voltage range, VCC, LVDSVCC, PLLVCC(2) -0.5 to 4 V Voltage range at any output terminal –0.5 to VCC + 0.5 V Voltage range at any input terminal –0.5 to VCC + 0.5 V Continuous power dissipation See the Dissipation Rating Table Human Body Model (HBM)(3) all pins 5 kV ESD rating Charged Device Model (CDM)(4) all pins 500 V Machine Model (MM)(5) all pins 150 V (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. (2) All voltages are with respect to the GND terminals. (3) In accordance with JEDEC Standard 22, Test Method A114-A. (4) In accordance with JEDEC Standard 22, Test Method C101. (5) In accordance with JEDEC Standard 22, Test Method A115-A. 2 Copyright © 2009–2011, Texas Instruments Incorporated |
Similar Part No. - SN75LVDS83ADGG |
|
Similar Description - SN75LVDS83ADGG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |