74LVC2G17_Q100

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Product data sheet

Rev. 1 — 7 August 2012

2 of 16

NXP Semiconductors

74LVC2G17-Q100

Dual non-inverting Schmitt trigger with 5 V tolerant input

4.

Ordering information

5.

Marking

[1]

The pin 1 indicator is located on the lower left corner of the device, below the marking code.

6.

Functional diagram

Table 1.

Ordering information

Type number

Package

Temperature range

Name

Description

Version

74LVC2G17GW-Q100

40 C to +125 C

SC-88

plastic surface-mounted package; 6 leads

SOT363

74LVC2G17GV-Q100

40 C to +125 C

TSOP6

plastic surface-mounted package (TSOP6); 6 leads SOT457

Table 2.

Marking codes

Type number

Marking code[1]

74LVC2G17GW-Q100

VV

74LVC2G17GV-Q100

VV

Fig 1.

Logic symbol

Fig 2.

IEC logic symbol

mnb066

1A

1Y

16

2A

2Y

34

6

1

4

3

mnb067

Fig 3.

Logic diagram

mnb068

1A

1Y

2A

2Y