Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PE64905MLBB-Z Datasheet(PDF) 9 Page - Peregrine Semiconductor Corp.

Part # PE64905MLBB-Z
Description  UltraCMOS짰 Digitally Tunable Capacitor (DTC) 100 - 3000 MHz
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PEREGRINE [Peregrine Semiconductor Corp.]
Direct Link  http://www.peregrine-semi.com
Logo PEREGRINE - Peregrine Semiconductor Corp.

PE64905MLBB-Z Datasheet(HTML) 9 Page - Peregrine Semiconductor Corp.

Back Button PE64905MLBB-Z Datasheet HTML 3Page - Peregrine Semiconductor Corp. PE64905MLBB-Z Datasheet HTML 4Page - Peregrine Semiconductor Corp. PE64905MLBB-Z Datasheet HTML 5Page - Peregrine Semiconductor Corp. PE64905MLBB-Z Datasheet HTML 6Page - Peregrine Semiconductor Corp. PE64905MLBB-Z Datasheet HTML 7Page - Peregrine Semiconductor Corp. PE64905MLBB-Z Datasheet HTML 8Page - Peregrine Semiconductor Corp. PE64905MLBB-Z Datasheet HTML 9Page - Peregrine Semiconductor Corp. PE64905MLBB-Z Datasheet HTML 10Page - Peregrine Semiconductor Corp. PE64905MLBB-Z Datasheet HTML 11Page - Peregrine Semiconductor Corp.  
Zoom Inzoom in Zoom Outzoom out
 9 / 11 page
background image
Product Specification
PE64905
Page 9 of 11
Document No. 70-0335-06 │ www.psemi.com
©2011-2012 Peregrine Semiconductor Corp. All rights reserved.
Evaluation Board
The 101-0597 Evaluation Board (EVB) was designed
for accurate measurement of the DTC impedance
and loss. Two configurations are available: 1 Port
Shunt (J3) and 2 Port Series (J4, J5). Three
calibration standards are provided. The open (J2)
and short (J1) standards (104 ps delay) are used for
performing port extensions and accounting for
electrical length and transmission line loss. The Thru
(J9, J10) standard can be used to estimate PCB
transmission line losses for scalar de-embedding of
the 2 Port Series configuration (J4, J5).
The board consists of a 4 layer stack with 2 outer
layers made of Rogers 4350B (εr = 3.48) and 2 inner
layers of FR4 (εr = 4.80). The total thickness of this
board is 62 mils (1.57 mm). The inner layers provide
a ground plane for the transmission lines. Each
transmission line is designed using a coplanar
waveguide with ground plane (CPWG) model using a
trace width of 32 mils (0.813 mm), gap of 15 mils
(0.381 mm), and a metal thickness of 1.4 mils
(0.051 mm).
Layout Recommendations
For optimal results, place a ground fill directly under
the DTC package on the PCB. Layout isolation is
desired between all control and RF lines. When
using the DTC in a shunt configuration, it is
important to make sure the RF- pin is solidly
grounded to a filled ground plane. Ground traces
should be as short as possible to minimize
inductance. A continuous ground plane is preferred
on the top layer of the PCB. When multiple DTCs
are used together, the physical distance between
them should be minimized and the connection
should be as wide as possible to minimize series
parasitic inductance.
Figure 19. Recommended Schematic of
Multiple DTCs
Figure 20. Recommended Layout of
Multiple DTCs
Figure 21. Evaluation Board
101-0597


Similar Part No. - PE64905MLBB-Z

ManufacturerPart #DatasheetDescription
logo
Peregrine Semiconductor
PE64905 PSEMI-PE64905 Datasheet
610Kb / 11P
   UltraCMOS Digitally Tunable Capacitor
More results

Similar Description - PE64905MLBB-Z

ManufacturerPart #DatasheetDescription
logo
Peregrine Semiconductor...
PE64102 PEREGRINE-PE64102 Datasheet
999Kb / 13P
   UltraCMOS짰 Digitally Tunable Capacitor (DTC) 100 - 3000 MHz
PE64101 PEREGRINE-PE64101 Datasheet
579Kb / 13P
   UltraCMOS짰 Digitally Tunable Capacitor (DTC) 100 - 3000 MHz
PE64904 PEREGRINE-PE64904 Datasheet
602Kb / 11P
   UltraCMOS짰 Digitally Tunable Capacitor (DTC) 100 - 3000 MHz
logo
Peregrine Semiconductor
PE64906 PSEMI-PE64906 Datasheet
374Kb / 11P
   UltraCMOS짰 Digitally Tunable Capacitor (DTC) 100 - 3000 MHz
PE64907 PSEMI-PE64907 Datasheet
363Kb / 10P
   UltraCMOS짰 Digitally Tunable Capacitor (DTC)100-3000 MHz
PE64904 PSEMI-PE64904 Datasheet
602Kb / 11P
   UltraCMOS Digitally Tunable Capacitor
PE64102 PSEMI-PE64102 Datasheet
980Kb / 13P
   UltraCMOS Digitally Tunable Capacitor
PE64101 PSEMI-PE64101 Datasheet
579Kb / 13P
   UltraCMOS Digitally Tunable Capacitor
PE64905 PSEMI-PE64905 Datasheet
610Kb / 11P
   UltraCMOS Digitally Tunable Capacitor
PE64909 PSEMI-PE64909 Datasheet
376Kb / 11P
   UltraCMOS Digitally Tunable Capacitor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com