Electronic Components Datasheet Search |
|
AD73422BB-80 Datasheet(PDF) 1 Page - Analog Devices |
|
AD73422BB-80 Datasheet(HTML) 1 Page - Analog Devices |
1 / 36 page REV. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. a AD73422 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1999 Dual Low Power CMOS Analog Front End with DSP Microcomputer FUNCTIONAL BLOCK DIAGRAM EXTERNAL ADDRESS BUS HOST MODE SERIAL PORTS SPORT 0 SHIFTER MAC ALU ARITHMETIC UNITS MEMORY PROGRAMMABLE I/O AND FLAGS BYTE DMA CONTROLLER TIMER ADSP-2100 BASE ARCHITECTURE POWER-DOWN CONTROL PROGRAM SEQUENCER DAG 2 DATA ADDRESS GENERATORS PROGRAM MEMORY ADDRESS DATA MEMORY ADDRESS PROGRAM MEMORY DATA DATA MEMORY DATA INTERNAL DMA PORT DAG 1 16K DM (OPTIONAL 8K) 16K PM (OPTIONAL 8K) EXTERNAL DATA BUS FULL MEMORY MODE OR EXTERNAL DATA BUS SPORT 1 SERIAL PORT SPORT 2 REF ADC2 DAC2 ADC1 DAC1 ANALOG FRONT END SECTION FEATURES AFE PERFORMANCE Two 16-Bit A/D Converters Two 16-Bit D/A Converters Programmable Input/Output Sample Rates 78 dB ADC SNR 77 dB DAC SNR 64 kS/s Maximum Sample Rate –90 dB Crosstalk Low Group Delay (25 s Typ per ADC Channel, 50 s Typ per DAC Channel) Programmable Input/Output Gain On-Chip Reference DSP PERFORMANCE 19 ns Instruction Cycle Time @ 3.3 V, 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby Power Dissipation with 400 Cycle Recovery from Power-Down Condition Low Power Dissipation in Idle Mode GENERAL DESCRIPTION The AD73422 is a single device incorporating a dual analog front end and a microcomputer optimized for digital signal processing (DSP) and other high speed numeric processing applications. The AD73422’s analog front end (AFE) section features a dual front-end converter for general purpose applications including speech and telephony. The AFE section features two 16-bit A/D conversion channels and two 16-bit D/A conversion channels. Each channel provides 77 dB signal-to-noise ratio over a voiceband signal bandwidth. It also features an input-to-output gain network in both the analog and digital domains. This is featured on both codecs and can be used for impedance match- ing or scaling when interfacing to Subscriber Line Interface Circuits (SLICs). The AD73422 is particularly suitable for a variety of applica- tions in the speech and telephony area including low bit rate, high quality compression, speech enhancement, recognition and synthesis. The low group delay characteristic of the AFE makes it suitable for single or multichannel active control applications. The A/D and D/A conversion channels feature programmable input/output gains with ranges 38 dB and 21 dB respectively. An on-chip reference voltage is included to allow single supply operation. The sampling rate of the AFE is programmable with four sepa- rate settings offering 64, 32, 16 and 8 kHz sampling rates (from a master clock of 16.384 MHz), while the serial port (SPORT2) allows easy expansion of the number of I/O channels by cascad- ing extra AFEs external to the AD73422. The AD73422’s DSP engine combines the ADSP-2100 family base architecture (three computational units, data address gen- erators and a program sequencer) with two serial ports, a 16-bit internal DMA port, a byte DMA port, a programmable timer, Flag I/O, extensive interrupt capabilities and on-chip program and data memory. The AD73422-80 integrates 80K bytes of on-chip memory configured as 16K words (24-bit) of program RAM, and 16K words (16-bit) of data RAM. The AD73422-40 integrates 40K bytes of on-chip memory configured as 8K words (24-bit) of program RAM, and 8K words (16-bit) of data RAM. Power- down circuitry is also provided to meet the low power needs of battery operated portable equipment. The AD73422 is available in a 119-ball PBGA package. |
Similar Part No. - AD73422BB-80 |
|
Similar Description - AD73422BB-80 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |