Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD73422BB-40 Datasheet(PDF) 9 Page - Analog Devices

Part # AD73422BB-40
Description  Dual Low Power CMOS Analog Front End with DSP Microcomputer
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD73422BB-40 Datasheet(HTML) 9 Page - Analog Devices

Back Button AD73422BB-40 Datasheet HTML 5Page - Analog Devices AD73422BB-40 Datasheet HTML 6Page - Analog Devices AD73422BB-40 Datasheet HTML 7Page - Analog Devices AD73422BB-40 Datasheet HTML 8Page - Analog Devices AD73422BB-40 Datasheet HTML 9Page - Analog Devices AD73422BB-40 Datasheet HTML 10Page - Analog Devices AD73422BB-40 Datasheet HTML 11Page - Analog Devices AD73422BB-40 Datasheet HTML 12Page - Analog Devices AD73422BB-40 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 36 page
background image
REV. 0
AD73422
–9–
ARCHITECTURE OVERVIEW
The AD73422 instruction set provides flexible data moves and
multifunction (one or two data moves with a computation)
instructions. Every instruction can be executed in a single pro-
cessor cycle. The AD73422 assembly language uses an algebraic
syntax for ease of coding and readability. A comprehensive set
of development tools supports program development.
EXTERNAL
ADDRESS
BUS
HOST MODE
SERIAL PORTS
SPORT 0
SHIFTER
MAC
ALU
ARITHMETIC UNITS
MEMORY
PROGRAMMABLE
I/O
AND
FLAGS
BYTE DMA
CONTROLLER
TIMER
ADSP-2100 BASE
ARCHITECTURE
POWER-DOWN
CONTROL
PROGRAM
SEQUENCER
DAG 2
DATA
ADDRESS
GENERATORS
PROGRAM MEMORY ADDRESS
DATA MEMORY ADDRESS
PROGRAM MEMORY DATA
DATA MEMORY DATA
INTERNAL
DMA
PORT
DAG 1
16K DM
(OPTIONAL
8K)
16K PM
(OPTIONAL
8K)
EXTERNAL
DATA
BUS
FULL MEMORY
MODE
OR
EXTERNAL
DATA
BUS
SPORT 1
SERIAL PORT
SPORT 2
REF
ADC2
DAC2
ADC1
DAC1
ANALOG FRONT END
SECTION
Figure 1. Functional Block Diagram
Figure 1 is an overall block diagram of the AD73422. The pro-
cessor section contains three independent computational units:
the ALU, the multiplier/accumulator (MAC) and the shifter.
The computational units process 16-bit data directly and have
provisions to support multiprecision computations. The ALU
performs a standard set of arithmetic and logic operations; divi-
sion primitives are also supported. The MAC performs single-
cycle multiply, multiply/add and multiply/subtract operations
with 40 bits of accumulation. The shifter performs logical and
arithmetic shifts, normalization, denormalization and derive
exponent operations.
The internal result (R) bus connects the computational units so
that the output of any unit may be the input of any unit on the
next cycle.
A powerful program sequencer and two dedicated data address
generators ensure efficient delivery of operands to these compu-
tational units. The sequencer supports conditional jumps, sub-
routine calls and returns in a single cycle. With internal loop
counters and loop stacks, the AD73422 executes looped code
with zero overhead; no explicit jump instructions are required to
maintain loops.
Two data address generators (DAGs) provide addresses for
simultaneous dual operand fetches (from data memory and
program memory). Each DAG maintains and updates four
address pointers. Whenever the pointer is used to access data
(indirect addressing), it is post-modified by the value of one of
four possible modify registers. A length value may be associated
with each pointer to implement automatic modulo addressing
for circular buffers.
The two address buses (PMA and DMA) share a single external
address bus, allowing memory to be expanded off-chip, and the
two data buses (PMD and DMD) share a single external data
bus. Byte memory space and I/O memory space also share the
external buses.
An interface to low cost byte-wide memory is provided by the
Byte DMA port (BDMA port). The BDMA port is bidirectional
and can directly address up to four megabytes of external RAM
or ROM for off-chip storage of program overlays or data tables.
The AD73422 can respond to eleven interrupts. There can be
up to six external interrupts (one edge-sensitive, two level-
sensitive and three configurable) and seven internal interrupts
generated by the timer, the serial ports (SPORTs), the Byte
DMA port and the power-down circuitry. There is also a master
RESET signal. The two serial ports provide a complete synchro-
nous serial interface with optional companding in hardware and
a wide variety of framed or frameless data transmit and receive
modes of operation.
Each port can generate an internal programmable serial clock or
accept an external serial clock.
The AD73422 provides up to 13 general-purpose flag pins. The
data input and output pins on SPORT1 can be alternatively
configured as an input flag and an output flag. In addition, eight
flags are programmable as inputs or outputs and three flags are
always outputs.
A programmable interval timer generates periodic interrupts. A
16-bit count register (TCOUNT) is decremented every n pro-
cessor cycle, where n is a scaling value stored in an 8-bit register
(TSCALE). When the value of the count register reaches zero,
an interrupt is generated and the count register is reloaded from
a 16-bit period register (TPERIOD).
Analog Front End
The AFE section is configured as a separate block that is nor-
mally connected to either SPORT0 or SPORT1 of the DSP
section. As it is not hardwired to either SPORT, the user has
total flexibility in how they wish to allocate system resources to
support the AFE. It is also possible to further expand the num-
ber of analog I/O channels connected to the SPORT by cascad-
ing other single or dual channel AFEs (AD73311 or AD73322)
external to the AD73422.
The AFE is configured as a cascade of two I/O channels (similar
to that of the discrete AD73322—refer to the AD73322 data sheet
for more details), with each channel having a separate 16-bit
sigma-delta based ADC and DAC. Both channels share a com-
mon reference whose nominal value is 1.2 V. Figure 2 shows a
block diagram of the AFE section of the AD73422. It shows two
channels of ADC and DAC conversion, along with a common
reference. Communication to both channels is handled by the
SPORT2 block which interfaces to either SPORT0 or SPORT1 of
the DSP section.
Figure 3 shows the analog connectivity available on each chan-
nel of the AFE (Channel 1 is detailed here). Both channels
feature fully differential inputs and outputs. The input section
allows direct connection to the internal Programmable Gain
Amplifier at the input of the sigma-delta ADC section, or op-
tional inverting amplifiers may be configured to provide some
fixed external gain or to interface to a transducer with relatively
high source impedance. The input section also features pro-
grammable differential channel inversion and configuration of
the differential input as two separate single-ended inputs. The
ADC features a second order sigma-delta modulator which


Similar Part No. - AD73422BB-40

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD73422 AD-AD73422_15 Datasheet
814Kb / 36P
   Dual Low Power CMOS Analog Front End with DSP Microcomputer
REV. 0
More results

Similar Description - AD73422BB-40

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7818 AD-AD7818_15 Datasheet
1Mb / 20P
   Dual, Low Power CMOS, Analog Front End with DSP Microcomputer
REV. D
AD5744 AD-AD5744_15 Datasheet
577Kb / 32P
   Dual Low Power CMOS Analog Front End with DSP Microcomputer
Rev. PrE
AD73422 AD-AD73422_15 Datasheet
814Kb / 36P
   Dual Low Power CMOS Analog Front End with DSP Microcomputer
REV. 0
AD7818ARMZ AD-AD7818ARMZ Datasheet
1Mb / 20P
   Dual, Low Power CMOS, Analog Front End with DSP Microcomputer
REV. D
AD7817 AD-AD7817_15 Datasheet
1Mb / 20P
   Dual, Low Power CMOS, Analog Front End with DSP Microcomputer
REV. D
AD73411 AD-AD73411_15 Datasheet
351Kb / 36P
   Low-Power Analog Front End with DSP Microcomputer
REV. 0
AD73411 AD-AD73411 Datasheet
351Kb / 36P
   Low-Power Analog Front End with DSP Microcomputer
REV. 0
AD73322ARZ AD-AD73322ARZ Datasheet
389Kb / 43P
   Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
REV. B
AD73322 AD-AD73322_15 Datasheet
389Kb / 43P
   Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
REV. B
AD73322 AD-AD73322 Datasheet
386Kb / 43P
   Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com