Electronic Components Datasheet Search |
|
AD7390AR Datasheet(PDF) 5 Page - Analog Devices |
|
AD7390AR Datasheet(HTML) 5 Page - Analog Devices |
5 / 12 page AD7390/AD7391 REV. 0 –5– D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 LD CLK SDI t LD1 t LD2 t CL t CH t DS t DH SDI CLK CLR t LDW tCLRW VOUT FS ZS t S 0.1% FS ERROR BAND t S DAC REGISTER LOAD LD t LD1 AD7390 AD7391 Figure 4. Timing Diagram Table I. Control-Logic Truth Table CLK CLR LD Serial Shift Register Function DAC Register Function ↑ H H Shift-Register-Data Advanced One-Bit Latched X H L Disables Updated with Current Shift Register Contents X L X No Effect Loaded with all Zeros X ↑ H No Effect Latched with all Zeros X ↑ L Disabled Previous SR Contents Loaded (Avoid usage of CLR when LD is logic low, since SR data could be corrupted if a clock edge takes place, while CLR returns high.) NOTES 1 ↑ = Positive logic transition. 2X = Don’t care. Table II. AD7390 Serial Input Register Data Format, Data is Loaded in the MSB-First Format MSB LSB B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 AD7390 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Table III. AD7391 Serial Input Register Data Format, Data is Loaded in the MSB-First Format MSB LSB B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 AD7391 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 |
Similar Part No. - AD7390AR |
|
Similar Description - AD7390AR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |